Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals

ABSTRACT

A method for receiving broadcast signals, includes receiving the broadcast signals, demodulating the received broadcast signals by an Orthogonal Frequency Division Multiplex (OFDM) scheme, parsing a signal frame from the demodulated broadcast signals, and bit deinterleaving data in the parsed signal frame, wherein the bit deinterleaving includes block deinterleaving the data with each set of a number of bit groups. The number of bit groups is based on modulation type. When the modulation type is Quadrature Phase Shift Keying (QPSK), the number of bit groups is 2. When the modulation type is 16 Quadrature Amplitude Modulation (QAM), the number of bit groups is 4. When the modulation type is 64 Quadrature Amplitude Modulation (QAM), the number of bit groups is 6. When the modulation type is 256 QAM, the number of bit groups is 8. When the modulation type is 1024 QAM, the number of bit groups is 10.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a Continuation of U.S. patent application Ser. No. 15/473,108 filed on Mar. 29, 2017, which is a Continuation of U.S. patent application Ser. No. 14/853,352 filed on Sep. 14, 2015 (now U.S. Pat. No. 9,641,288 issued on May 2, 2017), which claims the benefit of U.S. Provisional Application No. 62/092,244 filed on Dec. 15, 2014, U.S. Provisional Application No. 62/092,249 filed on Dec. 15, 2014 and U.S. Provisional Application No. 62/089,186 filed on Dec. 8, 2014, all of which are hereby expressly incorporated by reference into the present application.

BACKGROUND OF THE INVENTION Field of the Invention

The present invention relates to an apparatus for transmitting broadcast signals, an apparatus for receiving broadcast signals and methods for transmitting and receiving broadcast signals.

Discussion of the Related Art

As analog broadcast signal transmission comes to an end, various technologies for transmitting/receiving digital broadcast signals are being developed. A digital broadcast signal may include a larger amount of video/audio data than an analog broadcast signal and further include various types of additional data in addition to the video/audio data.

That is, a digital broadcast system can provide HD (high definition) images, multi-channel audio and various additional services. However, data transmission efficiency for transmission of large amounts of data, robustness of transmission/reception networks and network flexibility in consideration of mobile reception equipment need to be improved for digital broadcast.

SUMMARY OF THE INVENTION

Accordingly, the present invention is directed to an apparatus for transmitting broadcast signals and an apparatus for receiving broadcast signals for future broadcast services and methods for transmitting and receiving broadcast signals for future broadcast services.

An object of the present invention is to provide an apparatus and method for transmitting broadcast signals to multiplex data of a broadcast transmission/reception system providing two or more different broadcast services in a time domain and transmit the multiplexed data through the same RF signal bandwidth and an apparatus and method for receiving broadcast signals corresponding thereto.

Another object of the present invention is to provide an apparatus for transmitting broadcast signals, an apparatus for receiving broadcast signals and methods for transmitting and receiving broadcast signals to classify data corresponding to services by components, transmit data corresponding to each component as a data pipe, receive and process the data

Still another object of the present invention is to provide an apparatus for transmitting broadcast signals, an apparatus for receiving broadcast signals and methods for transmitting and receiving broadcast signals to signal signaling information necessary to provide broadcast signals.

To achieve the object and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, a method for receiving broadcast signals, the method comprises receiving the broadcast signals, demodulating the received broadcast signals by an OFDM (Orthogonal Frequency Division Multiplex) scheme, parsing a signal frame from the demodulated broadcast signals, bit deinterleaving data in the parsed signal frame and decoding the bit deinterleaved data.

The present invention can process data according to service characteristics to control QoS (Quality of Services) for each service or service component, thereby providing various broadcast services.

The present invention can achieve transmission flexibility by transmitting various broadcast services through the same RF signal bandwidth.

The present invention can improve data transmission efficiency and increase robustness of transmission/reception of broadcast signals using a MIMO system.

According to the present invention, it is possible to provide broadcast signal transmission and reception methods and apparatus capable of receiving digital broadcast signals without error even with mobile reception equipment or in an indoor environment.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principle of the invention. In the drawings:

FIG. 1 illustrates a structure of an apparatus for transmitting broadcast signals for future broadcast services according to an embodiment of the present invention.

FIGS. 2(a) and 2(b) illustrate an input formatting block according to one embodiment of the present invention.

FIG. 3 illustrates an input formatting block according to another embodiment of the present invention.

FIG. 4 illustrates an input formatting block according to another embodiment of the present invention.

FIGS. 5(a) and 5(b) illustrate a BICM block according to an embodiment of the present invention.

FIG. 6 illustrates a BICM block according to another embodiment of the present invention.

FIG. 7 illustrates a frame building block according to one embodiment of the present invention.

FIG. 8 illustrates an OFDM generation block according to an embodiment of the present invention.

FIG. 9 illustrates a structure of an apparatus for receiving broadcast signals for future broadcast services according to an embodiment of the present invention.

FIGS. 10(a)-10(d) illustrate a frame structure according to an embodiment of the present invention.

FIG. 11 illustrates a signaling hierarchy structure of the frame according to an embodiment of the present invention.

FIG. 12 illustrates preamble signaling data according to an embodiment of the present invention.

FIG. 13 illustrates PLS1 data according to an embodiment of the present invention.

FIG. 14 illustrates PLS2 data according to an embodiment of the present invention.

FIG. 15 illustrates PLS2 data according to another embodiment of the present invention.

FIG. 16 illustrates a logical structure of a frame according to an embodiment of the present invention.

FIG. 17 illustrates PLS mapping according to an embodiment of the present invention.

FIG. 18 illustrates EAC mapping according to an embodiment of the present invention.

FIGS. 19(a) and 19(b) illustrate FIC mapping according to an embodiment of the present invention.

FIGS. 20(a) and 20(b) illustrate a type of DP according to an embodiment of the present invention.

FIGS. 21(a) and 21(b) illustrate DP mapping according to an embodiment of the present invention.

FIG. 22 illustrates an FEC structure according to an embodiment of the present invention.

FIG. 23 illustrates a bit interleaving according to an embodiment of the present invention.

FIGS. 24(a) and 24(b) illustrate a cell-word demultiplexing according to an embodiment of the present invention.

FIGS. 25(a)-25(c) illustrate a time interleaving according to an embodiment of the present invention.

FIGS. 26(a) and 26(b) illustrate the basic operation of a twisted row-column block interleaver according to an embodiment of the present invention.

FIG. 27 illustrates an operation of a twisted row-column block interleaver according to another embodiment of the present invention.

FIG. 28 illustrates a diagonal-wise reading pattern of a twisted row-column block interleaver according to an embodiment of the present invention.

FIG. 29 illustrates interleaved XFECBLOCKs from each interleaving array according to an embodiment of the present invention.

FIG. 30 is a block diagram illustrating a bit interleaver according to an embodiment of the present invention.

FIG. 31 is a block diagram illustrating the relationship between the QCB interleaving and the block interleaving according to an embodiment of the present invention.

FIG. 32 is a table illustrating block interleaving parameters according to an embodiment of the present invention.

FIG. 33 is a conceptual diagram illustrating the write operation of the block interleaving according to an embodiment of the present invention.

FIG. 34 is a conceptual diagram illustrating the read operation of the block interleaving according to an embodiment of the present invention.

FIG. 35 is a block diagram illustrating the bit deinterleaver according to an embodiment of the present invention.

FIG. 36 is a block diagram illustrating the bit interleaver according to another embodiment of the present invention.

FIGS. 37(a) and 37(b) are a conceptual diagram illustrating the block interleaver according to an embodiment of the present invention.

FIG. 38 is a conceptual diagram illustrating the write operation of the block interleaver according to another embodiment of the present invention.

FIG. 39 is a conceptual diagram illustrating the read operation of the block interleaving according to another embodiment of the present invention.

FIGS. 40(a) and 40(b) are a conceptual diagram illustrating a permutation order according to an embodiment of the present invention.

FIG. 41 is a table illustrating inner group interleaving parameter according to another embodiment of the present invention.

FIG. 42 is a conceptual diagram illustrating the write operation of the inner group interleaving in the case of NUC-256.

FIG. 43 is a conceptual diagram illustrating the read operation of the block interleaving according to an embodiment of the present invention.

FIG. 44 is a conceptual diagram illustrating the remaining QC blocks according to an embodiment of the present invention.

FIG. 45 is a conceptual diagram illustrating the write operation of the remaining QC blocks according to an embodiment of the present invention.

FIG. 46 is a conceptual diagram illustrating the remaining QC blocks according to an embodiment of the present invention.

FIGS. 47(a) and 47(b) are a difference in memory capacity when the write operation of the block interleaving is carried out in different directions.

FIG. 48 is a conceptual diagram illustrating the bit interleaver memory according to an embodiment of the present invention.

FIGS. 49(a) and 49(b) are a conceptual diagram illustrating a permutation order according to another embodiment of the present invention.

FIG. 50 is a flowchart illustrating a method for receiving broadcast signals according to an embodiment of the present invention.

FIG. 51 shows a table illustrating permutation orders for each code rate and modulation type of the code lengths 16200 according to an embodiment of the present invention.

FIG. 52 to FIG. 55 show a table illustrating permutation orders for each code rate and modulation type of the code lengths 64800 according to an embodiment of the present invention.

FIG. 56 to FIG. 59 show a table illustrating permutation orders for each code rate and modulation type of the code lengths 64800 according to an embodiment of the present invention.

FIG. 60 shows a table illustrating permutation orders for each code rate and modulation type of the code lengths 16200 according to another embodiment of the present invention.

FIG. 61 shows a table illustrating permutation orders for each code rate and modulation type of the code lengths 16200 according to another embodiment of the present invention.

FIG. 62 shows a table illustrating permutation orders for each code rate and modulation type of the code lengths 16200 according to another embodiment of the present invention.

FIG. 63 to FIG. 69 show a table illustrating permutation orders for each code rate and modulation type of the code lengths 64800 according to another embodiment of the present invention.

FIG. 70 to FIG. 73 show a table illustrating permutation orders for each code rate and modulation type of the code lengths 64800 according to another embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. The detailed description, which will be given below with reference to the accompanying drawings, is intended to explain exemplary embodiments of the present invention, rather than to show the only embodiments that can be implemented according to the present invention. The following detailed description includes specific details in order to provide a thorough understanding of the present invention. However, it will be apparent to those skilled in the art that the present invention may be practiced without such specific details.

Although most terms used in the present invention have been selected from general ones widely used in the art, some terms have been arbitrarily selected by the applicant and their meanings are explained in detail in the following description as needed. Thus, the present invention should be understood based upon the intended meanings of the terms rather than their simple names or meanings.

The present invention provides apparatuses and methods for transmitting and receiving broadcast signals for future broadcast services. Future broadcast services according to an embodiment of the present invention include a terrestrial broadcast service, a mobile broadcast service, a UHDTV service, etc. The present invention may process broadcast signals for the future broadcast services through non-MIMO (Multiple Input Multiple Output) or MIMO according to one embodiment. A non-MIMO scheme according to an embodiment of the present invention may include a MISO (Multiple Input Single Output) scheme, a SISO (Single Input Single Output) scheme, etc.

While MISO or MIMO uses two antennas in the following for convenience of description, the present invention is applicable to systems using two or more antennas.

The present invention may defines three physical layer (PL) profiles—base, handheld and advanced profiles—each optimized to minimize receiver complexity while attaining the performance required for a particular use case. The physical layer (PHY) profiles are subsets of all configurations that a corresponding receiver should implement.

The three PHY profiles share most of the functional blocks but differ slightly in specific blocks and/or parameters. Additional PHY profiles can be defined in the future. For the system evolution, future profiles can also be multiplexed with the existing profiles in a single RF channel through a future extension frame (FEF). The details of each PHY profile are described below.

1. Base Profile

The base profile represents a main use case for fixed receiving devices that are usually connected to a roof-top antenna. The base profile also includes portable devices that could be transported to a place but belong to a relatively stationary reception category. Use of the base profile could be extended to handheld devices or even vehicular by some improved implementations, but those use cases are not expected for the base profile receiver operation.

Target SNR range of reception is from approximately 10 to 20 dB, which includes the 15 dB SNR reception capability of the existing broadcast system (e.g. ATSC A/53). The receiver complexity and power consumption is not as critical as in the battery-operated handheld devices, which will use the handheld profile. Key system parameters for the base profile are listed in below table 1.

TABLE 1 LDPC codeword length 16K, 64K bits Constellation size 4~10 bpcu (bits per channel use) Time de-interleaving memory size ≤2¹⁹ data cells Pilot patterns Pilot pattern for fixed reception FFT size 16K, 32K points

2. Handheld Profile

The handheld profile is designed for use in handheld and vehicular devices that operate with battery power. The devices can be moving with pedestrian or vehicle speed. The power consumption as well as the receiver complexity is very important for the implementation of the devices of the handheld profile. The target SNR range of the handheld profile is approximately 0 to 10 dB, but can be configured to reach below 0 dB when intended for deeper indoor reception.

In addition to low SNR capability, resilience to the Doppler Effect caused by receiver mobility is the most important performance attribute of the handheld profile. Key system parameters for the handheld profile are listed in the below table 2.

TABLE 2 LDPC codeword length 16K bits Constellation size 2~8 bpcu Time de-interleaving memory size ≤2¹⁸ data cells Pilot patterns Pilot patterns for mobile and indoor reception FFT size 8K, 16K points

3. Advanced Profile

The advanced profile provides highest channel capacity at the cost of more implementation complexity. This profile requires using MIMO transmission and reception, and UHDTV service is a target use case for which this profile is specifically designed. The increased capacity can also be used to allow an increased number of services in a given bandwidth, e.g., multiple SDTV or HDTV services.

The target SNR range of the advanced profile is approximately 20 to 30 dB. MIMO transmission may initially use existing elliptically-polarized transmission equipment, with extension to full-power cross-polarized transmission in the future. Key system parameters for the advanced profile are listed in below table 3.

TABLE 3 LDPC codeword length 16K, 64K bits Constellation size 8~12 bpcu Time de-interleaving memory size ≤2¹⁹ data cells Pilot patterns Pilot pattern for fixed reception FFT size 16K, 32K points

In this case, the base profile can be used as a profile for both the terrestrial broadcast service and the mobile broadcast service. That is, the base profile can be used to define a concept of a profile which includes the mobile profile. Also, the advanced profile can be divided advanced profile for a base profile with MIMO and advanced profile for a handheld profile with MIMO. Moreover, the three profiles can be changed according to intention of the designer.

The following terms and definitions may apply to the present invention. The following terms and definitions can be changed according to design.

auxiliary stream: sequence of cells carrying data of as yet undefined modulation and coding, which may be used for future extensions or as required by broadcasters or network operators

base data pipe: data pipe that carries service signaling data

baseband frame (or BBFRAME): set of Kbch bits which form the input to one FEC encoding process (BCH and LDPC encoding)

cell: modulation value that is carried by one carrier of the OFDM transmission

coded block: LDPC-encoded block of PLS1 data or one of the LDPC-encoded blocks of PLS2 data

data pipe: logical channel in the physical layer that carries service data or related metadata, which may carry one or multiple service(s) or service component(s).

data pipe unit: a basic unit for allocating data cells to a DP in a frame.

data symbol: OFDM symbol in a frame which is not a preamble symbol (the frame signaling symbol and frame edge symbol is included in the data symbol)

DP_ID: this 8-bit field identifies uniquely a DP within the system identified by the SYSTEM_ID

dummy cell: cell carrying a pseudo-random value used to fill the remaining capacity not used for PLS signaling, DPs or auxiliary streams

emergency alert channel: part of a frame that carries EAS information data

frame: physical layer time slot that starts with a preamble and ends with a frame edge symbol

frame repetition unit: a set of frames belonging to same or different physical layer profile including a FEF, which is repeated eight times in a super-frame

fast information channel: a logical channel in a frame that carries the mapping information between a service and the corresponding base DP

FECBLOCK: set of LDPC-encoded bits of a DP data

FFT size: nominal FFT size used for a particular mode, equal to the active symbol period Ts expressed in cycles of the elementary period T

frame signaling symbol: OFDM symbol with higher pilot density used at the start of a frame in certain combinations of FFT size, guard interval and scattered pilot pattern, which carries a part of the PLS data

frame edge symbol: OFDM symbol with higher pilot density used at the end of a frame in certain combinations of FFT size, guard interval and scattered pilot pattern

frame-group: the set of all the frames having the same PHY profile type in a super-frame.

future extension frame: physical layer time slot within the super-frame that could be used for future extension, which starts with a preamble

Futurecast UTB system: proposed physical layer broadcasting system, of which the input is one or more MPEG2-TS or IP or general stream(s) and of which the output is an RF signal

input stream: A stream of data for an ensemble of services delivered to the end users by the system.

normal data symbol: data symbol excluding the frame signaling symbol and the frame edge symbol

PHY profile: subset of all configurations that a corresponding receiver should implement

PLS: physical layer signaling data consisting of PLS1 and PLS2

PLS1: a first set of PLS data carried in the FSS symbols having a fixed size, coding and modulation, which carries basic information about the system as well as the parameters needed to decode the PLS2

NOTE: PLS1 data remains constant for the duration of a frame-group.

PLS2: a second set of PLS data transmitted in the FSS symbol, which carries more detailed PLS data about the system and the DPs

PLS2 dynamic data: PLS2 data that may dynamically change frame-by-frame

PLS2 static data: PLS2 data that remains static for the duration of a frame-group

preamble signaling data: signaling data carried by the preamble symbol and used to identify the basic mode of the system

preamble symbol: fixed-length pilot symbol that carries basic PLS data and is located in the beginning of a frame

NOTE: The preamble symbol is mainly used for fast initial band scan to detect the system signal, its timing, frequency offset, and FFT-size.

reserved for future use: not defined by the present document but may be defined in future

super-frame: set of eight frame repetition units

time interleaving block (TI block): set of cells within which time interleaving is carried out, corresponding to one use of the time interleaver memory

TI group: unit over which dynamic capacity allocation for a particular DP is carried out, made up of an integer, dynamically varying number of XFECBLOCKs

NOTE: The TI group may be mapped directly to one frame or may be mapped to multiple frames. It may contain one or more TI blocks.

Type 1 DP: DP of a frame where all DPs are mapped into the frame in TDM fashion

Type 2 DP: DP of a frame where all DPs are mapped into the frame in FDM fashion

XFECBLOCK: set of Ncells cells carrying all the bits of one LDPC FECBLOCK

FIG. 1 illustrates a structure of an apparatus for transmitting broadcast signals for future broadcast services according to an embodiment of the present invention.

The apparatus for transmitting broadcast signals for future broadcast services according to an embodiment of the present invention can include an input formatting block 1000, a BICM (Bit interleaved coding & modulation) block 1010, a frame building block 1020, an OFDM (Orthogonal Frequency Division Multiplexing) generation block 1030 and a signaling generation block 1040. A description will be given of the operation of each module of the apparatus for transmitting broadcast signals.

IP stream/packets and MPEG2-TS are the main input formats, other stream types are handled as General Streams. In addition to these data inputs, Management Information is input to control the scheduling and allocation of the corresponding bandwidth for each input stream. One or multiple TS stream(s), IP stream(s) and/or General Stream(s) inputs are simultaneously allowed.

The input formatting block 1000 can demultiplex each input stream into one or multiple data pipe(s), to each of which an independent coding and modulation is applied. The data pipe (DP) is the basic unit for robustness control, thereby affecting quality-of-service (QoS). One or multiple service(s) or service component(s) can be carried by a single DP. Details of operations of the input formatting block 1000 will be described later.

The data pipe is a logical channel in the physical layer that carries service data or related metadata, which may carry one or multiple service(s) or service component(s).

Also, the data pipe unit: a basic unit for allocating data cells to a DP in a frame.

In the BICM block 1010, parity data is added for error correction and the encoded bit streams are mapped to complex-value constellation symbols. The symbols are interleaved across a specific interleaving depth that is used for the corresponding DP. For the advanced profile, MIMO encoding is performed in the BICM block 1010 and the additional data path is added at the output for MIMO transmission. Details of operations of the BICM block 1010 will be described later.

The Frame Building block 1020 can map the data cells of the input DPs into the OFDM symbols within a frame. After mapping, the frequency interleaving is used for frequency-domain diversity, especially to combat frequency-selective fading channels. Details of operations of the Frame Building block 1020 will be described later.

After inserting a preamble at the beginning of each frame, the OFDM Generation block 1030 can apply conventional OFDM modulation having a cyclic prefix as guard interval. For antenna space diversity, a distributed MISO scheme is applied across the transmitters. In addition, a Peak-to-Average Power Reduction (PAPR) scheme is performed in the time domain. For flexible network planning, this proposal provides a set of various FFT sizes, guard interval lengths and corresponding pilot patterns. Details of operations of the OFDM Generation block 1030 will be described later.

The Signaling Generation block 1040 can create physical layer signaling information used for the operation of each functional block. This signaling information is also transmitted so that the services of interest are properly recovered at the receiver side. Details of operations of the Signaling Generation block 1040 will be described later.

FIGS. 2, 3 and 4 illustrate the input formatting block 1000 according to embodiments of the present invention. A description will be given of each figure.

FIG. 2 illustrates an input formatting block according to one embodiment of the present invention. FIG. 2 shows an input formatting module when the input signal is a single input stream.

The input formatting block illustrated in FIG. 2 corresponds to an embodiment of the input formatting block 1000 described with reference to FIG. 1.

The input to the physical layer may be composed of one or multiple data streams. Each data stream is carried by one DP. The mode adaptation modules slice the incoming data stream into data fields of the baseband frame (BBF). The system supports three types of input data streams: MPEG2-TS, Internet protocol (IP) and Generic stream (GS). MPEG2-TS is characterized by fixed length (188 byte) packets with the first byte being a sync-byte (0x47). An IP stream is composed of variable length IP datagram packets, as signaled within IP packet headers. The system supports both IPv4 and IPv6 for the IP stream. GS may be composed of variable length packets or constant length packets, signaled within encapsulation packet headers.

FIG. 2(a) shows a mode adaptation block 2000 and a stream adaptation 2010 for signal DP and FIG. 2(b) shows a PLS generation block 2020 and a PLS scrambler 2030 for generating and processing PLS data. A description will be given of the operation of each block.

The Input Stream Splitter splits the input TS, IP, GS streams into multiple service or service component (audio, video, etc.) streams. The mode adaptation module 2010 is comprised of a CRC Encoder, BB (baseband) Frame Slicer, and BB Frame Header Insertion block.

The CRC Encoder provides three kinds of CRC encoding for error detection at the user packet (UP) level, i.e., CRC-8, CRC-16, and CRC-32. The computed CRC bytes are appended after the UP. CRC-8 is used for TS stream and CRC-32 for IP stream. If the GS stream doesn't provide the CRC encoding, the proposed CRC encoding should be applied.

BB Frame Slicer maps the input into an internal logical-bit format. The first received bit is defined to be the MSB. The BB Frame Slicer allocates a number of input bits equal to the available data field capacity. To allocate a number of input bits equal to the BBF payload, the UP packet stream is sliced to fit the data field of BBF.

BB Frame Header Insertion block can insert fixed length BBF header of 2 bytes is inserted in front of the BB Frame. The BBF header is composed of STUFFI (1 bit), SYNCD (13 bits), and RFU (2 bits). In addition to the fixed 2-Byte BBF header, BBF can have an extension field (1 or 3 bytes) at the end of the 2-byte BBF header.

The stream adaptation 2010 is comprised of stuffing insertion block and BB scrambler.

The stuffing insertion block can insert stuffing field into a payload of a BB frame. If the input data to the stream adaptation is sufficient to fill a BB-Frame, STUFFI is set to ‘0’ and the BBF has no stuffing field. Otherwise STUFFI is set to ‘1’ and the stuffing field is inserted immediately after the BBF header. The stuffing field comprises two bytes of the stuffing field header and a variable size of stuffing data.

The BB scrambler scrambles complete BBF for energy dispersal. The scrambling sequence is synchronous with the BBF. The scrambling sequence is generated by the feed-back shift register.

The PLS generation block 2020 can generate physical layer signaling (PLS) data. The PLS provides the receiver with a means to access physical layer DPs. The PLS data consists of PLS1 data and PLS2 data.

The PLS1 data is a first set of PLS data carried in the FSS symbols in the frame having a fixed size, coding and modulation, which carries basic information about the system as well as the parameters needed to decode the PLS2 data. The PLS1 data provides basic transmission parameters including parameters required to enable the reception and decoding of the PLS2 data. Also, the PLS1 data remains constant for the duration of a frame-group.

The PLS2 data is a second set of PLS data transmitted in the FSS symbol, which carries more detailed PLS data about the system and the DPs. The PLS2 contains parameters that provide sufficient information for the receiver to decode the desired DP. The PLS2 signaling further consists of two types of parameters, PLS2 Static data (PLS2-STAT data) and PLS2 dynamic data (PLS2-DYN data). The PLS2 Static data is PLS2 data that remains static for the duration of a frame-group and the PLS2 dynamic data is PLS2 data that may dynamically change frame-by-frame.

Details of the PLS data will be described later.

The PLS scrambler 2030 can scramble the generated PLS data for energy dispersal.

The above-described blocks may be omitted or replaced by blocks having similar or identical functions.

FIG. 3 illustrates an input formatting block according to another embodiment of the present invention.

The input formatting block illustrated in FIG. 3 corresponds to an embodiment of the input formatting block 1000 described with reference to FIG. 1.

FIG. 3 shows a mode adaptation block of the input formatting block when the input signal corresponds to multiple input streams.

The mode adaptation block of the input formatting block for processing the multiple input streams can independently process the multiple input streams.

Referring to FIG. 3, the mode adaptation block for respectively processing the multiple input streams can include an input stream splitter 3000, an input stream synchronizer 3010, a compensating delay block 3020, a null packet deletion block 3030, a head compression block 3040, a CRC encoder 3050, a BB frame slicer 3060 and a BB header insertion block 3070. Description will be given of each block of the mode adaptation block.

Operations of the CRC encoder 3050, BB frame slicer 3060 and BB header insertion block 3070 correspond to those of the CRC encoder, BB frame slicer and BB header insertion block described with reference to FIG. 2 and thus description thereof is omitted.

The input stream splitter 3000 can split the input TS, IP, GS streams into multiple service or service component (audio, video, etc.) streams.

The input stream synchronizer 3010 may be referred as ISSY. The ISSY can provide suitable means to guarantee Constant Bit Rate (CBR) and constant end-to-end transmission delay for any input data format. The ISSY is always used for the case of multiple DPs carrying TS, and optionally used for multiple DPs carrying GS streams.

The compensating delay block 3020 can delay the split TS packet stream following the insertion of ISSY information to allow a TS packet recombining mechanism without requiring additional memory in the receiver.

The null packet deletion block 3030, is used only for the TS input stream case. Some TS input streams or split TS streams may have a large number of null-packets present in order to accommodate VBR (variable bit-rate) services in a CBR TS stream. In this case, in order to avoid unnecessary transmission overhead, null-packets can be identified and not transmitted. In the receiver, removed null-packets can be re-inserted in the exact place where they were originally by reference to a deleted null-packet (DNP) counter that is inserted in the transmission, thus guaranteeing constant bit-rate and avoiding the need for time-stamp (PCR) updating.

The head compression block 3040 can provide packet header compression to increase transmission efficiency for TS or IP input streams. Because the receiver can have a priori information on certain parts of the header, this known information can be deleted in the transmitter.

For Transport Stream, the receiver has a-priori information about the sync-byte configuration (0x47) and the packet length (188 Byte). If the input TS stream carries content that has only one PID, i.e., for only one service component (video, audio, etc.) or service sub-component (SVC base layer, SVC enhancement layer, MVC base view or MVC dependent views), TS packet header compression can be applied (optionally) to the Transport Stream. IP packet header compression is used optionally if the input steam is an IP stream.

The above-described blocks may be omitted or replaced by blocks having similar or identical functions.

FIG. 4 illustrates an input formatting block according to another embodiment of the present invention.

The input formatting block illustrated in FIG. 4 corresponds to an embodiment of the input formatting block 1000 described with reference to FIG. 1.

FIG. 4 illustrates a stream adaptation block of the input formatting module when the input signal corresponds to multiple input streams.

Referring to FIG. 4, the mode adaptation block for respectively processing the multiple input streams can include a scheduler 4000, an 1-Frame delay block 4010, a stuffing insertion block 4020, an in-band signaling 4030, a BB Frame scrambler 4040, a PLS generation block 4050 and a PLS scrambler 4060. Description will be given of each block of the stream adaptation block.

Operations of the stuffing insertion block 4020, the BB Frame scrambler 4040, the PLS generation block 4050 and the PLS scrambler 4060 correspond to those of the stuffing insertion block, BB scrambler, PLS generation block and the PLS scrambler described with reference to FIG. 2 and thus description thereof is omitted.

The scheduler 4000 can determine the overall cell allocation across the entire frame from the amount of FECBLOCKs of each DP. Including the allocation for PLS, EAC and FIC, the scheduler generate the values of PLS2-DYN data, which is transmitted as in-band signaling or PLS cell in FSS of the frame. Details of FECBLOCK, EAC and FIC will be described later.

The 1-Frame delay block 4010 can delay the input data by one transmission frame such that scheduling information about the next frame can be transmitted through the current frame for in-band signaling information to be inserted into the DPs.

The in-band signaling 4030 can insert un-delayed part of the PLS2 data into a DP of a frame.

The above-described blocks may be omitted or replaced by blocks having similar or identical functions.

FIG. 5 illustrates a BICM block according to an embodiment of the present invention.

The BICM block illustrated in FIG. 5 corresponds to an embodiment of the BICM block 1010 described with reference to FIG. 1.

As described above, the apparatus for transmitting broadcast signals for future broadcast services according to an embodiment of the present invention can provide a terrestrial broadcast service, mobile broadcast service, UHDTV service, etc.

Since QoS (quality of service) depends on characteristics of a service provided by the apparatus for transmitting broadcast signals for future broadcast services according to an embodiment of the present invention, data corresponding to respective services needs to be processed through different schemes. Accordingly, the a BICM block according to an embodiment of the present invention can independently process DPs input thereto by independently applying SISO, MISO and MIMO schemes to the data pipes respectively corresponding to data paths. Consequently, the apparatus for transmitting broadcast signals for future broadcast services according to an embodiment of the present invention can control QoS for each service or service component transmitted through each DP.

FIG. 5(a) shows the BICM block shared by the base profile and the handheld profile and FIG. 5(b) shows the BICM block of the advanced profile.

The BICM block shared by the base profile and the handheld profile and the BICM block of the advanced profile can include plural processing blocks for processing each DP.

A description will be given of each processing block of the BICM block for the base profile and the handheld profile and the BICM block for the advanced profile.

A processing block 5000 of the BICM block for the base profile and the handheld profile can include a Data FEC encoder 5010, a bit interleaver 5020, a constellation mapper 5030, an SSD (Signal Space Diversity) encoding block 5040 and a time interleaver 5050.

The Data FEC encoder 5010 can perform the FEC encoding on the input BBF to generate FECBLOCK procedure using outer coding (BCH), and inner coding (LDPC). The outer coding (BCH) is optional coding method. Details of operations of the Data FEC encoder 5010 will be described later.

The bit interleaver 5020 can interleave outputs of the Data FEC encoder 5010 to achieve optimized performance with combination of the LDPC codes and modulation scheme while providing an efficiently implementable structure. Details of operations of the bit interleaver 5020 will be described later.

The constellation mapper 5030 can modulate each cell word from the bit interleaver 5020 in the base and the handheld profiles, or cell word from the Cell-word demultiplexer 5010-1 in the advanced profile using either QPSK, QAM-16, non-uniform QAM (NUQ-64, NUQ-256, NUQ-1024) or non-uniform constellation (NUC-16, NUC-64, NUC-256, NUC-1024) to give a power-normalized constellation point, e1. This constellation mapping is applied only for DPs. Observe that QAM-16 and NUQs are square shaped, while NUCs have arbitrary shape. When each constellation is rotated by any multiple of 90 degrees, the rotated constellation exactly overlaps with its original one. This “rotation-sense” symmetric property makes the capacities and the average powers of the real and imaginary components equal to each other. Both NUQs and NUCs are defined specifically for each code rate and the particular one used is signaled by the parameter DP_MOD filed in PLS2 data.

The SSD encoding block 5040 can precode cells in two (2D), three (3D), and four (4D) dimensions to increase the reception robustness under difficult fading conditions.

The time interleaver 5050 can operates at the DP level. The parameters of time interleaving (TI) may be set differently for each DP. Details of operations of the time interleaver 5050 will be described later.

A processing block 5000-1 of the BICM block for the advanced profile can include the Data FEC encoder, bit interleaver, constellation mapper, and time interleaver. However, the processing block 5000-1 is distinguished from the processing block 5000 further includes a cell-word demultiplexer 5010-1 and a MIMO encoding block 5020-1.

Also, the operations of the Data FEC encoder, bit interleaver, constellation mapper, and time interleaver in the processing block 5000-1 correspond to those of the Data FEC encoder 5010, bit interleaver 5020, constellation mapper 5030, and time interleaver 5050 described and thus description thereof is omitted.

The cell-word demultiplexer 5010-1 is used for the DP of the advanced profile to divide the single cell-word stream into dual cell-word streams for MIMO processing. Details of operations of the cell-word demultiplexer 5010-1 will be described later.

The MIMO encoding block 5020-1 can processing the output of the cell-word demultiplexer 5010-1 using MIMO encoding scheme. The MIMO encoding scheme was optimized for broadcasting signal transmission. The MIMO technology is a promising way to get a capacity increase but it depends on channel characteristics. Especially for broadcasting, the strong LOS component of the channel or a difference in the received signal power between two antennas caused by different signal propagation characteristics makes it difficult to get capacity gain from MIMO. The proposed MIMO encoding scheme overcomes this problem using a rotation-based pre-coding and phase randomization of one of the MIMO output signals.

MIMO encoding is intended for a 2×2 MIMO system requiring at least two antennas at both the transmitter and the receiver. Two MIMO encoding modes are defined in this proposal; full-rate spatial multiplexing (FR-SM) and full-rate full-diversity spatial multiplexing (FRFD-SM). The FR-SM encoding provides capacity increase with relatively small complexity increase at the receiver side while the FRFD-SM encoding provides capacity increase and additional diversity gain with a great complexity increase at the receiver side. The proposed MIMO encoding scheme has no restriction on the antenna polarity configuration.

MIMO processing is required for the advanced profile frame, which means all DPs in the advanced profile frame are processed by the MIMO encoder. MIMO processing is applied at DP level. Pairs of the Constellation Mapper outputs NUQ (e1,i and e2,i) are fed to the input of the MIMO Encoder. Paired MIMO Encoder output (g1,i and g2,i) is transmitted by the same carrier k and OFDM symbol 1 of their respective TX antennas.

The above-described blocks may be omitted or replaced by blocks having similar or identical functions.

FIG. 6 illustrates a BICM block according to another embodiment of the present invention.

The BICM block illustrated in FIG. 6 corresponds to an embodiment of the BICM block 1010 described with reference to FIG. 1.

FIG. 6 illustrates a BICM block for protection of physical layer signaling (PLS), emergency alert channel (EAC) and fast information channel (FIC). EAC is a part of a frame that carries EAS information data and FIC is a logical channel in a frame that carries the mapping information between a service and the corresponding base DP. Details of the EAC and FIC will be described later.

Referring to FIG. 6, the BICM block for protection of PLS, EAC and FIC can include a PLS FEC encoder 6000, a bit interleaver 6010 and a constellation mapper 6020.

Also, the PLS FEC encoder 6000 can include a scrambler, BCH encoding/zero insertion block, LDPC encoding block and LDPC parity puncturing block. Description will be given of each block of the BICM block.

The PLS FEC encoder 6000 can encode the scrambled PLS 1/2 data, EAC and FIC section.

The scrambler can scramble PLS1 data and PLS2 data before BCH encoding and shortened and punctured LDPC encoding.

The BCH encoding/zero insertion block can perform outer encoding on the scrambled PLS 1/2 data using the shortened BCH code for PLS protection and insert zero bits after the BCH encoding. For PLS1 data only, the output bits of the zero insertion may be permutted before LDPC encoding.

The LDPC encoding block can encode the output of the BCH encoding/zero insertion block using LDPC code. To generate a complete coded block, Cldpc, parity bits, Pldpc are encoded systematically from each zero-inserted PLS information block, Ildpc and appended after it.

C _(ldpc) =[I _(ldpc) P _(ldpc) ]=[i ₀ ,i ₁ , . . . ,i _(K) _(ldpc) ⁻¹ , p ₀ ,p ₁ , . . . ,p _(N) _(ldpc) _(−K) _(ldpc) ⁻¹]  [Math FIG. 1]

The LDPC code parameters for PLS1 and PLS2 are as following table 4.

TABLE 4 Signaling K_(ldpc) code Type K_(sig) K_(bch) N_(bch) _(—) _(parity) (=N_(bch)) N_(ldpc) N_(ldpc) _(—) _(parity) rate Q_(ldpc) PLS1 342 1020 60 1080 4320 3240 1/4  36 PLS2 <1021 >1020 2100 2160 7200 5040 3/10 56

The LDPC parity puncturing block can perform puncturing on the PLS1 data and PLS 2 data.

When shortening is applied to the PLS1 data protection, some LDPC parity bits are punctured after LDPC encoding. Also, for the PLS2 data protection, the LDPC parity bits of PLS2 are punctured after LDPC encoding. These punctured bits are not transmitted.

The bit interleaver 6010 can interleave the each shortened and punctured PLS1 data and PLS2 data.

The constellation mapper 6020 can map the bit interleaved PLS1 data and PLS2 data onto constellations.

The above-described blocks may be omitted or replaced by blocks having similar or identical functions.

FIG. 7 illustrates a frame building block according to one embodiment of the present invention.

The frame building block illustrated in FIG. 7 corresponds to an embodiment of the frame building block 1020 described with reference to FIG. 1.

Referring to FIG. 7, the frame building block can include a delay compensation block 7000, a cell mapper 7010 and a frequency interleaver 7020. Description will be given of each block of the frame building block.

The delay compensation block 7000 can adjust the timing between the data pipes and the corresponding PLS data to ensure that they are co-timed at the transmitter end. The PLS data is delayed by the same amount as data pipes are by addressing the delays of data pipes caused by the Input Formatting block and BICM block. The delay of the BICM block is mainly due to the time interleaver 5050. In-band signaling data carries information of the next TI group so that they are carried one frame ahead of the DPs to be signaled. The Delay Compensating block delays in-band signaling data accordingly.

The cell mapper 7010 can map PLS, EAC, FIC, DPs, auxiliary streams and dummy cells into the active carriers of the OFDM symbols in the frame. The basic function of the cell mapper 7010 is to map data cells produced by the TIs for each of the DPs, PLS cells, and EAC/FIC cells, if any, into arrays of active OFDM cells corresponding to each of the OFDM symbols within a frame. Service signaling data (such as PSI (program specific information)/SI) can be separately gathered and sent by a data pipe. The Cell Mapper operates according to the dynamic information produced by the scheduler and the configuration of the frame structure. Details of the frame will be described later.

The frequency interleaver 7020 can randomly interleave data cells received from the cell mapper 7010 to provide frequency diversity. Also, the frequency interleaver 7020 can operate on very OFDM symbol pair comprised of two sequential OFDM symbols using a different interleaving-seed order to get maximum interleaving gain in a single frame.

The above-described blocks may be omitted or replaced by blocks having similar or identical functions.

FIG. 8 illustrates an OFDM generation block according to an embodiment of the present invention.

The OFDM generation block illustrated in FIG. 8 corresponds to an embodiment of the OFDM generation block 1030 described with reference to FIG. 1.

The OFDM generation block modulates the OFDM carriers by the cells produced by the Frame Building block, inserts the pilots, and produces the time domain signal for transmission. Also, this block subsequently inserts guard intervals, and applies PAPR (Peak-to-Average Power Radio) reduction processing to produce the final RF signal.

Referring to FIG. 8, the OFDM generation block can include a pilot and reserved tone insertion block 8000, a 2D-eSFN encoding block 8010, an IFFT (Inverse Fast Fourier Transform) block 8020, a PAPR reduction block 8030, a guard interval insertion block 8040, a preamble insertion block 8050, other system insertion block 8060 and a DAC block 8070. Description will be given of each block of the frame building block.

The pilot and reserved tone insertion block 8000 can insert pilots and the reserved tone.

Various cells within the OFDM symbol are modulated with reference information, known as pilots, which have transmitted values known a priori in the receiver. The information of pilot cells is made up of scattered pilots, continual pilots, edge pilots, FSS (frame signaling symbol) pilots and FES (frame edge symbol) pilots. Each pilot is transmitted at a particular boosted power level according to pilot type and pilot pattern. The value of the pilot information is derived from a reference sequence, which is a series of values, one for each transmitted carrier on any given symbol. The pilots can be used for frame synchronization, frequency synchronization, time synchronization, channel estimation, and transmission mode identification, and also can be used to follow the phase noise.

Reference information, taken from the reference sequence, is transmitted in scattered pilot cells in every symbol except the preamble, FSS and FES of the frame. Continual pilots are inserted in every symbol of the frame. The number and location of continual pilots depends on both the FFT size and the scattered pilot pattern. The edge carriers are edge pilots in every symbol except for the preamble symbol. They are inserted in order to allow frequency interpolation up to the edge of the spectrum. FSS pilots are inserted in FSS(s) and FES pilots are inserted in FES. They are inserted in order to allow time interpolation up to the edge of the frame.

The system according to an embodiment of the present invention supports the SFN network, where distributed MISO scheme is optionally used to support very robust transmission mode. The 2D-eSFN is a distributed MISO scheme that uses multiple TX antennas, each of which is located in the different transmitter site in the SFN network.

The 2D-eSFN encoding block 8010 can process a 2D-eSFN processing to distorts the phase of the signals transmitted from multiple transmitters, in order to create both time and frequency diversity in the SFN configuration. Hence, burst errors due to low flat fading or deep-fading for a long time can be mitigated.

The IFFT block 8020 can modulate the output from the 2D-eSFN encoding block 8010 using OFDM modulation scheme. Any cell in the data symbols which has not been designated as a pilot (or as a reserved tone) carries one of the data cells from the frequency interleaver. The cells are mapped to OFDM carriers.

The PAPR reduction block 8030 can perform a PAPR reduction on input signal using various PAPR reduction algorithms in the time domain.

The guard interval insertion block 8040 can insert guard intervals and the preamble insertion block 8050 can insert preamble in front of the signal. Details of a structure of the preamble will be described later. The other system insertion block 8060 can multiplex signals of a plurality of broadcast transmission/reception systems in the time domain such that data of two or more different broadcast transmission/reception systems providing broadcast services can be simultaneously transmitted in the same RF signal bandwidth. In this case, the two or more different broadcast transmission/reception systems refer to systems providing different broadcast services. The different broadcast services may refer to a terrestrial broadcast service, mobile broadcast service, etc. Data related to respective broadcast services can be transmitted through different frames.

The DAC block 8070 can convert an input digital signal into an analog signal and output the analog signal. The signal output from the DAC block 7800 can be transmitted through multiple output antennas according to the physical layer profiles. A Tx antenna according to an embodiment of the present invention can have vertical or horizontal polarity.

The above-described blocks may be omitted or replaced by blocks having similar or identical functions according to design.

FIG. 9 illustrates a structure of an apparatus for receiving broadcast signals for future broadcast services according to an embodiment of the present invention.

The apparatus for receiving broadcast signals for future broadcast services according to an embodiment of the present invention can correspond to the apparatus for transmitting broadcast signals for future broadcast services, described with reference to FIG. 1.

The apparatus for receiving broadcast signals for future broadcast services according to an embodiment of the present invention can include a synchronization & demodulation module 9000, a frame parsing module 9010, a demapping & decoding module 9020, an output processor 9030 and a signaling decoding module 9040. A description will be given of operation of each module of the apparatus for receiving broadcast signals.

The synchronization & demodulation module 9000 can receive input signals through m Rx antennas, perform signal detection and synchronization with respect to a system corresponding to the apparatus for receiving broadcast signals and carry out demodulation corresponding to a reverse procedure of the procedure performed by the apparatus for transmitting broadcast signals.

The frame parsing module 9010 can parse input signal frames and extract data through which a service selected by a user is transmitted. If the apparatus for transmitting broadcast signals performs interleaving, the frame parsing module 9010 can carry out deinterleaving corresponding to a reverse procedure of interleaving. In this case, the positions of a signal and data that need to be extracted can be obtained by decoding data output from the signaling decoding module 9040 to restore scheduling information generated by the apparatus for transmitting broadcast signals.

The demapping & decoding module 9020 can convert the input signals into bit domain data and then deinterleave the same as necessary. The demapping & decoding module 9020 can perform demapping for mapping applied for transmission efficiency and correct an error generated on a transmission channel through decoding. In this case, the demapping & decoding module 9020 can obtain transmission parameters necessary for demapping and decoding by decoding the data output from the signaling decoding module 9040.

The output processor 9030 can perform reverse procedures of various compression/signal processing procedures which are applied by the apparatus for transmitting broadcast signals to improve transmission efficiency. In this case, the output processor 9030 can acquire necessary control information from data output from the signaling decoding module 9040. The output of the output processor 8300 corresponds to a signal input to the apparatus for transmitting broadcast signals and may be MPEG-TSs, IP streams (v4 or v6) and generic streams.

The signaling decoding module 9040 can obtain PLS information from the signal demodulated by the synchronization & demodulation module 9000. As described above, the frame parsing module 9010, demapping & decoding module 9020 and output processor 9030 can execute functions thereof using the data output from the signaling decoding module 9040.

FIG. 10 illustrates a frame structure according to an embodiment of the present invention.

FIG. 10 shows an example configuration of the frame types and FRUs in a super-frame. FIG. 10(a) shows a super frame according to an embodiment of the present invention, FIG. 10(b) shows FRU (Frame Repetition Unit) according to an embodiment of the present invention, and FIG. 10(c) shows frames of variable PHY profiles in the FRU and (d) shows a structure of a frame.

A super-frame may be composed of eight FRUs. The FRU is a basic multiplexing unit for TDM of the frames, and is repeated eight times in a super-frame.

Each frame in the FRU belongs to one of the PHY profiles, (base, handheld, advanced) or FEF. The maximum allowed number of the frames in the FRU is four and a given PHY profile can appear any number of times from zero times to four times in the FRU (e.g., base, base, handheld, advanced). PHY profile definitions can be extended using reserved values of the PHY_PROFILE in the preamble, if required.

The FEF part is inserted at the end of the FRU, if included. When the FEF is included in the FRU, the minimum number of FEFs is 8 in a super-frame. It is not recommended that FEF parts be adjacent to each other.

One frame is further divided into a number of OFDM symbols and a preamble. As shown in (d), the frame comprises a preamble, one or more frame signaling symbols (FSS), normal data symbols and a frame edge symbol (FES).

The preamble is a special symbol that enables fast Futurecast UTB system signal detection and provides a set of basic transmission parameters for efficient transmission and reception of the signal. The detailed description of the preamble will be will be described later.

The main purpose of the FSS(s) is to carry the PLS data. For fast synchronization and channel estimation, and hence fast decoding of PLS data, the FSS has more dense pilot pattern than the normal data symbol. The FES has exactly the same pilots as the FSS, which enables frequency-only interpolation within the FES and temporal interpolation, without extrapolation, for symbols immediately preceding the FES.

FIG. 11 illustrates a signaling hierarchy structure of the frame according to an embodiment of the present invention.

FIG. 11 illustrates the signaling hierarchy structure, which is split into three main parts: the preamble signaling data 11000, the PLS1 data 11010 and the PLS2 data 11020. The purpose of the preamble, which is carried by the preamble symbol in every frame, is to indicate the transmission type and basic transmission parameters of that frame. The PLS1 enables the receiver to access and decode the PLS2 data, which contains the parameters to access the DP of interest. The PLS2 is carried in every frame and split into two main parts: PLS2-STAT data and PLS2-DYN data. The static and dynamic portion of PLS2 data is followed by padding, if necessary.

FIG. 12 illustrates preamble signaling data according to an embodiment of the present invention.

Preamble signaling data carries 21 bits of information that are needed to enable the receiver to access PLS data and trace DPs within the frame structure. Details of the preamble signaling data are as follows:

PHY_PROFILE: This 3-bit field indicates the PHY profile type of the current frame. The mapping of different PHY profile types is given in below table 5.

TABLE 5 Value PHY profile 000 Base profile 001 Handheld profile 010 Advanced profiled 011~110 Reserved 111 FEF

FFT_SIZE: This 2 bit field indicates the FFT size of the current frame within a frame-group, as described in below table 6.

TABLE 6 Value FFT size 00  8K FFT 01 16K FFT 10 32K FFT 11 Reserved

GI_FRACTION: This 3 bit field indicates the guard interval fraction value in the current super-frame, as described in below table 7.

TABLE 7 Value GI_FRACTION 000 ⅕ 001 1/10 010 1/20 011 1/40 100 1/80 101 1/160 110~111 Reserved

EAC_FLAG: This 1 bit field indicates whether the EAC is provided in the current frame. If this field is set to ‘1’, emergency alert service (EAS) is provided in the current frame. If this field set to ‘0’, EAS is not carried in the current frame. This field can be switched dynamically within a super-frame.

PILOT_MODE: This 1-bit field indicates whether the pilot mode is mobile mode or fixed mode for the current frame in the current frame-group. If this field is set to ‘0’, mobile pilot mode is used. If the field is set to ‘1’, the fixed pilot mode is used.

PAPR_FLAG: This 1-bit field indicates whether PAPR reduction is used for the current frame in the current frame-group. If this field is set to value ‘1’, tone reservation is used for PAPR reduction. If this field is set to ‘0’, PAPR reduction is not used.

FRU_CONFIGURE: This 3-bit field indicates the PHY profile type configurations of the frame repetition units (FRU) that are present in the current super-frame. All profile types conveyed in the current super-frame are identified in this field in all preambles in the current super-frame. The 3-bit field has a different definition for each profile, as show in below table 8.

TABLE 8 Current Current Current Current PHY_PROFILE = PHY_PROFILE = PHY_PROFILE = PHY_PROFILE = ‘000’ (base) ‘001’ (handheld) ‘010’ (advanced) ‘111’ (FEF) FRU_CONFIGURE = Only base Only handheld Only advanced Only FEF 000 profile present profile present profile present present FRU_CONFIGURE = Handheld Base profile Base profile Base profile 1XX profile present present present present FRU_CONFIGURE = Advanced Advanced Handheld Handheld X1X profile present profile present profile present profile present FRU_CONFIGURE = FEF present FEF present FEF present Advanced XX1 profile present

RESERVED: This 7-bit field is reserved for future use.

FIG. 13 illustrates PLS1 data according to an embodiment of the present invention.

PLS1 data provides basic transmission parameters including parameters required to enable the reception and decoding of the PLS2. As above mentioned, the PLS1 data remain unchanged for the entire duration of one frame-group. The detailed definition of the signaling fields of the PLS1 data are as follows:

PREAMBLE_DATA: This 20-bit field is a copy of the preamble signaling data excluding the EAC_FLAG.

NUM_FRAME_FRU: This 2-bit field indicates the number of the frames per FRU.

PAYLOAD_TYPE: This 3-bit field indicates the format of the payload data carried in the frame-group. PAYLOAD_TYPE is signaled as shown in table 9.

TABLE 9 value Payload type 1XX TS stream is transmitted X1X IP stream is transmitted XX1 GS stream is transmitted

NUM_FSS: This 2-bit field indicates the number of FSS symbols in the current frame.

SYSTEM_VERSION: This 8-bit field indicates the version of the transmitted signal format. The SYSTEM_VERSION is divided into two 4-bit fields, which are a major version and a minor version.

Major version: The MSB four bits of SYSTEM_VERSION field indicate major version information. A change in the major version field indicates a non-backward-compatible change. The default value is ‘0000’. For the version described in this standard, the value is set to ‘0000’.

Minor version: The LSB four bits of SYSTEM_VERSION field indicate minor version information. A change in the minor version field is backward-compatible.

CELL_ID: This is a 16-bit field which uniquely identifies a geographic cell in an ATSC network. An ATSC cell coverage area may consist of one or more frequencies, depending on the number of frequencies used per Futurecast UTB system. If the value of the CELL_ID is not known or unspecified, this field is set to ‘0’.

NETWORK_ID: This is a 16-bit field which uniquely identifies the current ATSC network.

SYSTEM_ID: This 16-bit field uniquely identifies the Futurecast UTB system within the ATSC network. The Futurecast UTB system is the terrestrial broadcast system whose input is one or more input streams (TS, IP, GS) and whose output is an RF signal. The Futurecast UTB system carries one or more PHY profiles and FEF, if any. The same Futurecast UTB system may carry different input streams and use different RF frequencies in different geographical areas, allowing local service insertion. The frame structure and scheduling is controlled in one place and is identical for all transmissions within a Futurecast UTB system. One or more Futurecast UTB systems may have the same SYSTEM_ID meaning that they all have the same physical layer structure and configuration.

The following loop consists of FRU_PHY_PROFILE, FRU_FRAME_LENGTH, FRU_GI_FRACTION, and RESERVED which are used to indicate the FRU configuration and the length of each frame type. The loop size is fixed so that four PHY profiles (including a FEF) are signaled within the FRU. If NUM_FRAME_FRU is less than 4, the unused fields are filled with zeros.

FRU_PHY_PROFILE: This 3-bit field indicates the PHY profile type of the (i+1)th (i is the loop index) frame of the associated FRU. This field uses the same signaling format as shown in the table 8.

FRU_FRAME_LENGTH: This 2-bit field indicates the length of the (i+1)th frame of the associated FRU. Using FRU_FRAME_LENGTH together with FRU_GI_FRACTION, the exact value of the frame duration can be obtained.

FRU_GI_FRACTION: This 3-bit field indicates the guard interval fraction value of the (i+1)th frame of the associated FRU. FRU_GI_FRACTION is signaled according to the table 7.

RESERVED: This 4-bit field is reserved for future use.

The following fields provide parameters for decoding the PLS2 data.

PLS2_FEC_TYPE: This 2-bit field indicates the FEC type used by the PLS2 protection. The FEC type is signaled according to table 10. The details of the LDPC codes will be described later.

TABLE 10 Content PLS2 FEC type 00 4K-1/4 and 7K-3/10 LDPC codes 01~11 Reserved

PLS2_MOD: This 3-bit field indicates the modulation type used by the PLS2. The modulation type is signaled according to table 11.

TABLE 11 Value PLS2_MODE 000 BPSK 001 QPSK 010 QAM-16 011 NUQ-64 100~111 Reserved

PLS2_SIZE_CELL: This 15-bit field indicates Ctotal_partial_block, the size (specified as the number of QAM cells) of the collection of full coded blocks for PLS2 that is carried in the current frame-group. This value is constant during the entire duration of the current frame-group.

PLS2_STAT_SIZE_BIT: This 14-bit field indicates the size, in bits, of the PLS2-STAT for the current frame-group. This value is constant during the entire duration of the current frame-group.

PLS2_DYN_SIZE_BIT: This 14-bit field indicates the size, in bits, of the PLS2-DYN for the current frame-group. This value is constant during the entire duration of the current frame-group.

PLS2_REP_FLAG: This 1-bit flag indicates whether the PLS2 repetition mode is used in the current frame-group. When this field is set to value ‘1’, the PLS2 repetition mode is activated. When this field is set to value ‘0’, the PLS2 repetition mode is deactivated.

PLS2_REP_SIZE_CELL: This 15-bit field indicates Ctotal_partial_block, the size (specified as the number of QAM cells) of the collection of partial coded blocks for PLS2 carried in every frame of the current frame-group, when PLS2 repetition is used. If repetition is not used, the value of this field is equal to 0. This value is constant during the entire duration of the current frame-group.

PLS2_NEXT_FEC_TYPE: This 2-bit field indicates the FEC type used for PLS2 that is carried in every frame of the next frame-group. The FEC type is signaled according to the table 10.

PLS2_NEXT_MOD: This 3-bit field indicates the modulation type used for PLS2 that is carried in every frame of the next frame-group. The modulation type is signaled according to the table 11.

PLS2_NEXT_REP_FLAG: This 1-bit flag indicates whether the PLS2 repetition mode is used in the next frame-group. When this field is set to value ‘1’, the PLS2 repetition mode is activated. When this field is set to value ‘0’, the PLS2 repetition mode is deactivated.

PLS2_NEXT_REP_SIZE_CELL: This 15-bit field indicates Ctotal_full_block, The size (specified as the number of QAM cells) of the collection of full coded blocks for PLS2 that is carried in every frame of the next frame-group, when PLS2 repetition is used. If repetition is not used in the next frame-group, the value of this field is equal to 0. This value is constant during the entire duration of the current frame-group.

PLS2_NEXT_REP_STAT_SIZE_BIT: This 14-bit field indicates the size, in bits, of the PLS2-STAT for the next frame-group. This value is constant in the current frame-group.

PLS2_NEXT_REP_DYN_SIZE_BIT: This 14-bit field indicates the size, in bits, of the PLS2-DYN for the next frame-group. This value is constant in the current frame-group.

PLS2_AP_MODE: This 2-bit field indicates whether additional parity is provided for PLS2 in the current frame-group. This value is constant during the entire duration of the current frame-group. The below table 12 gives the values of this field. When this field is set to ‘00’, additional parity is not used for the PLS2 in the current frame-group.

TABLE 12 Value PLS2-AP mode 00 AP is not provided 01 AP1 mode 10~11 Reserved

PLS2_AP_SIZE_CELL: This 15-bit field indicates the size (specified as the number of QAM cells) of the additional parity bits of the PLS2. This value is constant during the entire duration of the current frame-group.

PLS2_NEXT_AP_MODE: This 2-bit field indicates whether additional parity is provided for PLS2 signaling in every frame of next frame-group. This value is constant during the entire duration of the current frame-group. The table 12 defines the values of this field

PLS2_NEXT_AP_SIZE_CELL: This 15-bit field indicates the size (specified as the number of QAM cells) of the additional parity bits of the PLS2 in every frame of the next frame-group. This value is constant during the entire duration of the current frame-group.

RESERVED: This 32-bit field is reserved for future use.

CRC_32: A 32-bit error detection code, which is applied to the entire PLS1 signaling.

FIG. 14 illustrates PLS2 data according to an embodiment of the present invention.

FIG. 14 illustrates PLS2-STAT data of the PLS2 data. The PLS2-STAT data are the same within a frame-group, while the PLS2-DYN data provide information that is specific for the current frame.

The details of fields of the PLS2-STAT data are as follows:

FIC_FLAG: This 1-bit field indicates whether the FIC is used in the current frame-group. If this field is set to ‘1’, the FIC is provided in the current frame. If this field set to ‘0’, the FIC is not carried in the current frame. This value is constant during the entire duration of the current frame-group.

AUX_FLAG: This 1-bit field indicates whether the auxiliary stream(s) is used in the current frame-group. If this field is set to ‘1’, the auxiliary stream is provided in the current frame. If this field set to ‘0’, the auxiliary stream is not carried in the current frame. This value is constant during the entire duration of current frame-group.

NUM_DP: This 6-bit field indicates the number of DPs carried within the current frame. The value of this field ranges from 1 to 64, and the number of DPs is NUM_DP+1.

DP_ID: This 6-bit field identifies uniquely a DP within a PHY profile.

DP_TYPE: This 3-bit field indicates the type of the DP. This is signaled according to the below table 13.

TABLE 13 Value DP Type 000 DP Type 1 001 DP Type 2 010~111 reserved

DP_GROUP_ID: This 8-bit field identifies the DP group with which the current DP is associated. This can be used by a receiver to access the DPs of the service components associated with a particular service, which will have the same DP_GROUP_ID.

BASE_DP_ID: This 6-bit field indicates the DP carrying service signaling data (such as PSI/SI) used in the Management layer. The DP indicated by BASE_DP_ID may be either a normal DP carrying the service signaling data along with the service data or a dedicated DP carrying only the service signaling data

DP_FEC_TYPE: This 2-bit field indicates the FEC type used by the associated DP. The FEC type is signaled according to the below table 14.

TABLE 14 Value FEC_TYPE 00 16K LDPC 01 64K LDPC 10~11 Reserved

DP_COD: This 4-bit field indicates the code rate used by the associated DP. The code rate is signaled according to the below table 15.

TABLE 15 Value Code rate 0000 5/15 0001 6/15 0010 7/15 0011 8/15 0100 9/15 0101 10/15 0110 11/15 0111 12/15 1000 13/15 1001~1111 Reserved

DP_MOD: This 4-bit field indicates the modulation used by the associated DP. The modulation is signaled according to the below table 16.

TABLE 16 Value Modulation 0000 QPSK 0001 QAM-16 0010 NUQ-64 0011 NUQ-256 0100 NUQ-1024 0101 NUC-16 0110 NUC-64 0111 NUC-256 1000 NUC-1024 1001~1111 reserved

DP_SSD_FLAG: This 1-bit field indicates whether the SSD mode is used in the associated DP. If this field is set to value ‘1’, SSD is used. If this field is set to value ‘0’, SSD is not used.

The following field appears only if PHY_PROFILE is equal to ‘010’, which indicates the advanced profile:

DP_MIMO: This 3-bit field indicates which type of MIMO encoding process is applied to the associated DP. The type of MIMO encoding process is signaled according to the table 17.

TABLE 17 Value MIMO encoding 000 FR-SM 001 FRFD-SM 010~111 reserved

DP_TI_TYPE: This 1-bit field indicates the type of time-interleaving. A value of ‘0’ indicates that one TI group corresponds to one frame and contains one or more TI-blocks. A value of ‘1’ indicates that one TI group is carried in more than one frame and contains only one TI-block.

DP_TI_LENGTH: The use of this 2-bit field (the allowed values are only 1, 2, 4, 8) is determined by the values set within the DP_TI_TYPE field as follows:

If the DP_TI_TYPE is set to the value ‘1’, this field indicates PI, the number of the frames to which each TI group is mapped, and there is one TI-block per TI group (NTI=1). The allowed PI values with 2-bit field are defined in the below table 18.

If the DP_TI_TYPE is set to the value ‘0’, this field indicates the number of TI-blocks NTI per TI group, and there is one TI group per frame (PI=1). The allowed PI values with 2-bit field are defined in the below table 18.

TABLE 18 2-bit field P_(I) N_(TI) 00 1 1 01 2 2 10 4 3 11 8 4

DP_FRAME_INTERVAL: This 2-bit field indicates the frame interval (HUMP) within the frame-group for the associated DP and the allowed values are 1, 2, 4, 8 (the corresponding 2-bit field is ‘00’, ‘01’, ‘10’, or ‘11’, respectively). For DPs that do not appear every frame of the frame-group, the value of this field is equal to the interval between successive frames. For example, if a DP appears on the frames 1, 5, 9, 13, etc., this field is set to ‘4’. For DPs that appear in every frame, this field is set to ‘1’.

DP_TI_BYPASS: This 1-bit field determines the availability of time interleaver 5050. If time interleaving is not used for a DP, it is set to ‘1’. Whereas if time interleaving is used it is set to ‘0’.

DP_FIRST_FRAME_IDX: This 5-bit field indicates the index of the first frame of the super-frame in which the current DP occurs. The value of DP_FIRST_FRAME_IDX ranges from 0 to DP_NUM_BLOCK MAX: This 10-bit field indicates the maximum value of DP_NUM_BLOCKS for this DP. The value of this field has the same range as DP_NUM_BLOCKS.

DP_PAYLOAD_TYPE: This 2-bit field indicates the type of the payload data carried by the given DP. DP_PAYLOAD_TYPE is signaled according to the below table 19.

TABLE 19 Value Payload Type 00 TS. 01 IP 10 GS 11 reserved

DP_INBAND_MODE: This 2-bit field indicates whether the current DP carries in-band signaling information. The in-band signaling type is signaled according to the below table 20.

TABLE 20 Value In-band mode 00 In-band signaling is not carried. 01 INBAND-PLS is carried only 10 INBAND-ISSY is carried only 11 INBAND-PLS and INBAND-ISSY are carried

DP_PROTOCOL_TYPE: This 2-bit field indicates the protocol type of the payload carried by the given DP. It is signaled according to the below table 21 when input payload types are selected.

TABLE 21 If DP_ If DP_ If DP_ PAYLOAD_TYPE PAYLOAD_TYPE PAYLOAD_TYPE Value Is TS Is IP Is GS 00 MPEG2-TS IPv4 (Note) 01 Reserved IPv6 Reserved 10 Reserved Reserved Reserved 11 Reserved Reserved Reserved

DP_CRC_MODE: This 2-bit field indicates whether CRC encoding is used in the Input Formatting block. The CRC mode is signaled according to the below table 22.

TABLE 22 Value CRC mode 00 Not used 01 CRC-8 10 CRC-16 11 CRC-32

DNP_MODE: This 2-bit field indicates the null-packet deletion mode used by the associated DP when DP_PAYLOAD_TYPE is set to TS (‘00’). DNP MODE is signaled according to the below table 23. If DP_PAYLOAD_TYPE is not TS (‘00’), DNP MODE is set to the value ‘00’.

TABLE 23 Value Null-packet deletion mode 00 Not used 01 DNP-NORMAL 10 DNP-OFFSET 11 reserved

ISSY_MODE: This 2-bit field indicates the ISSY mode used by the associated DP when DP_PAYLOAD_TYPE is set to TS (‘00’). The ISSY MODE is signaled according to the below table 24 If DP_PAYLOAD_TYPE is not TS (‘00’), ISSY_MODE is set to the value ‘00’.

TABLE 24 Value ISSY mode 00 Not used 01 ISSY-UP 10 ISSY-BBF 11 reserved

HC_MODE_TS: This 2-bit field indicates the TS header compression mode used by the associated DP when DP_PAYLOAD_TYPE is set to TS (‘00’). The HC MODE TS is signaled according to the below table 25.

TABLE 25 Value Header compression mode 00 HC_MODE_TS 1 01 HC_MODE_TS 2 10 HC_MODE_TS 3 11 HC_MODE_TS 4

HC_MODE_IP: This 2-bit field indicates the IP header compression mode when DP_PAYLOAD_TYPE is set to IP (‘01’). The HC_MODE_IP is signaled according to the below table 26.

TABLE 26 Value Header compression mode 00 No compression 01 HC_MODE_IP 1 10~11 reserved

PID: This 13-bit field indicates the PID number for TS header compression when DP_PAYLOAD_TYPE is set to TS (‘00’) and HC_MODE TS is set to ‘01’ or ‘10’.

RESERVED: This 8-bit field is reserved for future use.

The following field appears only if FIC_FLAG is equal to ‘1’:

FIC_VERSION: This 8-bit field indicates the version number of the FIC.

FIC_LENGTH_BYTE: This 13-bit field indicates the length, in bytes, of the FIC.

RESERVED: This 8-bit field is reserved for future use.

The following field appears only if AUX_FLAG is equal to ‘1’:

NUM_AUX: This 4-bit field indicates the number of auxiliary streams. Zero means no auxiliary streams are used.

AUX_CONFIG_RFU: This 8-bit field is reserved for future use.

AUX_STREAM_TYPE: This 4-bit is reserved for future use for indicating the type of the current auxiliary stream.

AUX_PRIVATE_CONFIG: This 28-bit field is reserved for future use for signaling auxiliary streams.

FIG. 15 illustrates PLS2 data according to another embodiment of the present invention.

FIG. 15 illustrates PLS2-DYN data of the PLS2 data. The values of the PLS2-DYN data may change during the duration of one frame-group, while the size of fields remains constant.

The details of fields of the PLS2-DYN data are as follows:

FRAME_INDEX: This 5-bit field indicates the frame index of the current frame within the super-frame. The index of the first frame of the super-frame is set to ‘0’.

PLS_CHANGE_COUNTER: This 4-bit field indicates the number of super-frames ahead where the configuration will change. The next super-frame with changes in the configuration is indicated by the value signaled within this field. If this field is set to the value ‘0000’, it means that no scheduled change is foreseen: e.g., value ‘1’ indicates that there is a change in the next super-frame.

FIC_CHANGE_COUNTER: This 4-bit field indicates the number of super-frames ahead where the configuration (i.e., the contents of the FIC) will change. The next super-frame with changes in the configuration is indicated by the value signaled within this field. If this field is set to the value ‘0000’, it means that no scheduled change is foreseen: e.g. value ‘0001’ indicates that there is a change in the next super-frame.

RESERVED: This 16-bit field is reserved for future use.

The following fields appear in the loop over NUM_DP, which describe the parameters associated with the DP carried in the current frame.

DP_ID: This 6-bit field indicates uniquely the DP within a PHY profile.

DP_START: This 15-bit (or 13-bit) field indicates the start position of the first of the DPs using the DPU addressing scheme. The DP_START field has differing length according to the PHY profile and FFT size as shown in the below table 27.

TABLE 27 DP_START field size PHY profile 64K 16K Base 13 bit 15 bit Handheld — 13 bit Advanced 13 bit 15 bit

DP_NUM_BLOCK: This 10-bit field indicates the number of FEC blocks in the current TI group for the current DP. The value of DP NUM_BLOCK ranges from 0 to 1023

RESERVED: This 8-bit field is reserved for future use.

The following fields indicate the FIC parameters associated with the EAC.

EAC_FLAG: This 1-bit field indicates the existence of the EAC in the current frame. This bit is the same value as the EAC_FLAG in the preamble.

EAS_WAKE_UP_VERSION_NUM: This 8-bit field indicates the version number of a wake-up indication.

If the EAC_FLAG field is equal to ‘1’, the following 12 bits are allocated for EAC_LENGTH_BYTE field. If the EAC_FLAG field is equal to ‘0’, the following 12 bits are allocated for EAC_COUNTER.

EAC_LENGTH_BYTE: This 12-bit field indicates the length, in byte, of the EAC.

EAC_COUNTER: This 12-bit field indicates the number of the frames before the frame where the EAC arrives.

The following field appears only if the AUX_FLAG field is equal to ‘1’:

AUX_PRIVATE_DYN: This 48-bit field is reserved for future use for signaling auxiliary streams. The meaning of this field depends on the value of AUX_STREAM_TYPE in the configurable PLS2-STAT.

CRC_32: A 32-bit error detection code, which is applied to the entire PLS2.

FIG. 16 illustrates a logical structure of a frame according to an embodiment of the present invention.

As above mentioned, the PLS, EAC, FIC, DPs, auxiliary streams and dummy cells are mapped into the active carriers of the OFDM symbols in the frame. The PLS1 and PLS2 are first mapped into one or more FSS(s). After that, EAC cells, if any, are mapped immediately following the PLS field, followed next by FIC cells, if any. The DPs are mapped next after the PLS or EAC, FIC, if any. Type 1 DPs follows first, and Type 2 DPs next. The details of a type of the DP will be described later. In some case, DPs may carry some special data for EAS or service signaling data. The auxiliary stream or streams, if any, follow the DPs, which in turn are followed by dummy cells. Mapping them all together in the above mentioned order, i.e. PLS, EAC, FIC, DPs, auxiliary streams and dummy data cells exactly fill the cell capacity in the frame.

FIG. 17 illustrates PLS mapping according to an embodiment of the present invention.

PLS cells are mapped to the active carriers of FSS(s). Depending on the number of cells occupied by PLS, one or more symbols are designated as FSS(s), and the number of FSS(s) NFSS is signaled by NUM_FSS in PLS1. The FSS is a special symbol for carrying PLS cells. Since robustness and latency are critical issues in the PLS, the FSS(s) has higher density of pilots allowing fast synchronization and frequency-only interpolation within the FSS.

PLS cells are mapped to active carriers of the NFSS FSS(s) in a top-down manner as shown in an example in FIG. 17. The PLS1 cells are mapped first from the first cell of the first FSS in an increasing order of the cell index. The PLS2 cells follow immediately after the last cell of the PLS1 and mapping continues downward until the last cell index of the first FSS. If the total number of required PLS cells exceeds the number of active carriers of one FSS, mapping proceeds to the next FSS and continues in exactly the same manner as the first FSS.

After PLS mapping is completed, DPs are carried next. If EAC, FIC or both are present in the current frame, they are placed between PLS and “normal” DPs.

FIG. 18 illustrates EAC mapping according to an embodiment of the present invention.

EAC is a dedicated channel for carrying EAS messages and links to the DPs for EAS. EAS support is provided but EAC itself may or may not be present in every frame. EAC, if any, is mapped immediately after the PLS2 cells. EAC is not preceded by any of the FIC, DPs, auxiliary streams or dummy cells other than the PLS cells. The procedure of mapping the EAC cells is exactly the same as that of the PLS.

The EAC cells are mapped from the next cell of the PLS2 in increasing order of the cell index as shown in the example in FIG. 18. Depending on the EAS message size, EAC cells may occupy a few symbols, as shown in FIG. 18.

EAC cells follow immediately after the last cell of the PLS2, and mapping continues downward until the last cell index of the last FSS. If the total number of required EAC cells exceeds the number of remaining active carriers of the last FSS mapping proceeds to the next symbol and continues in exactly the same manner as FSS(s). The next symbol for mapping in this case is the normal data symbol, which has more active carriers than a FSS.

After EAC mapping is completed, the FIC is carried next, if any exists. If FIC is not transmitted (as signaled in the PLS2 field), DPs follow immediately after the last cell of the EAC.

FIG. 19 illustrates FIC mapping according to an embodiment of the present invention.

shows an example mapping of FIC cell without EAC and (b) shows an example mapping of FIC cell with EAC.

FIC is a dedicated channel for carrying cross-layer information to enable fast service acquisition and channel scanning. This information primarily includes channel binding information between DPs and the services of each broadcaster. For fast scan, a receiver can decode FIC and obtain information such as broadcaster ID, number of services, and BASE_DP_ID. For fast service acquisition, in addition to FIC, base DP can be decoded using BASE_DP_ID. Other than the content it carries, a base DP is encoded and mapped to a frame in exactly the same way as a normal DP. Therefore, no additional description is required for a base DP. The FIC data is generated and consumed in the Management Layer. The content of FIC data is as described in the Management Layer specification.

The FIC data is optional and the use of FIC is signaled by the FIC_FLAG parameter in the static part of the PLS2. If FIC is used, FIC_FLAG is set to ‘1’ and the signaling field for FIC is defined in the static part of PLS2. Signaled in this field are FIC_VERSION, and FIC_LENGTH_BYTE. FIC uses the same modulation, coding and time interleaving parameters as PLS2. FIC shares the same signaling parameters such as PLS2 MOD and PLS2_FEC. FIC data, if any, is mapped immediately after PLS2 or EAC if any. FIC is not preceded by any normal DPs, auxiliary streams or dummy cells. The method of mapping FIC cells is exactly the same as that of EAC which is again the same as PLS.

Without EAC after PLS, FIC cells are mapped from the next cell of the PLS2 in an increasing order of the cell index as shown in an example in FIG. 19(a). Depending on the FIC data size, FIC cells may be mapped over a few symbols, as shown in FIG. 19(b).

FIC cells follow immediately after the last cell of the PLS2, and mapping continues downward until the last cell index of the last FSS. If the total number of required FIC cells exceeds the number of remaining active carriers of the last FSS, mapping proceeds to the next symbol and continues in exactly the same manner as FSS(s). The next symbol for mapping in this case is the normal data symbol which has more active carriers than a FSS.

If EAS messages are transmitted in the current frame, EAC precedes FIC, and FIC cells are mapped from the next cell of the EAC in an increasing order of the cell index as shown in (b).

After FIC mapping is completed, one or more DPs are mapped, followed by auxiliary streams, if any, and dummy cells.

FIG. 20 illustrates a type of DP according to an embodiment of the present invention.

FIG. 20(a) shows type 1 DP and FIG. 20(b) shows type 2 DP.

After the preceding channels, i.e., PLS, EAC and FIC, are mapped, cells of the DPs are mapped. A DP is categorized into one of two types according to mapping method:

Type 1 DP: DP is mapped by TDM

Type 2 DP: DP is mapped by FDM

The type of DP is indicated by DP_TYPE field in the static part of PLS2. FIG. 20 illustrates the mapping orders of Type 1 DPs and Type 2 DPs. Type 1 DPs are first mapped in the increasing order of cell index, and then after reaching the last cell index, the symbol index is increased by one. Within the next symbol, the DP continues to be mapped in the increasing order of cell index starting from p=0. With a number of DPs mapped together in one frame, each of the Type 1 DPs are grouped in time, similar to TDM multiplexing of DPs.

Type 2 DPs are first mapped in the increasing order of symbol index, and then after reaching the last OFDM symbol of the frame, the cell index increases by one and the symbol index rolls back to the first available symbol and then increases from that symbol index. After mapping a number of DPs together in one frame, each of the Type 2 DPs are grouped in frequency together, similar to FDM multiplexing of DPs.

Type 1 DPs and Type 2 DPs can coexist in a frame if needed with one restriction; Type 1 DPs always precede Type 2 DPs. The total number of OFDM cells carrying Type 1 and Type 2 DPs cannot exceed the total number of OFDM cells available for transmission of DPs:

D _(DP1) +D _(DP2) ≦D _(DP)  [Expression 2]

where DDP1 is the number of OFDM cells occupied by Type 1 DPs, DDP2 is the number of cells occupied by Type 2 DPs. Since PLS, EAC, FIC are all mapped in the same way as Type 1 DP, they all follow “Type 1 mapping rule”. Hence, overall, Type 1 mapping always precedes Type 2 mapping.

FIG. 21 illustrates DP mapping according to an embodiment of the present invention.

FIG. 21(a) shows an addressing of OFDM cells for mapping type 1 DPs and FIG. 21(b) shows an addressing of OFDM cells for mapping for type 2 DPs.

Addressing of OFDM cells for mapping Type 1 DPs (0, . . . , DDP1-1) is defined for the active data cells of Type 1 DPs. The addressing scheme defines the order in which the cells from the TIs for each of the Type 1 DPs are allocated to the active data cells. It is also used to signal the locations of the DPs in the dynamic part of the PLS2.

Without EAC and FIC, address 0 refers to the cell immediately following the last cell carrying PLS in the last FSS. If EAC is transmitted and FIC is not in the corresponding frame, address 0 refers to the cell immediately following the last cell carrying EAC. If FIC is transmitted in the corresponding frame, address 0 refers to the cell immediately following the last cell carrying FIC. Address 0 for Type 1 DPs can be calculated considering two different cases as shown in FIG. 19(a). In the example in FIG. 19(a), PLS, EAC and FIC are assumed to be all transmitted. Extension to the cases where either or both of EAC and FIC are omitted is straightforward. If there are remaining cells in the FSS after mapping all the cells up to FIC as shown on the left side of FIG. 19(a).

Addressing of OFDM cells for mapping Type 2 DPs (0, DDP2-1) is defined for the active data cells of Type 2 DPs. The addressing scheme defines the order in which the cells from the TIs for each of the Type 2 DPs are allocated to the active data cells. It is also used to signal the locations of the DPs in the dynamic part of the PLS2.

Three slightly different cases are possible as shown in (b). For the first case shown on the left side of (b), cells in the last FSS are available for Type 2 DP mapping. For the second case shown in the middle, FIC occupies cells of a normal symbol, but the number of FIC cells on that symbol is not larger than CFSS. The third case, shown on the right side in (b), is the same as the second case except that the number of FIC cells mapped on that symbol exceeds CFSS.

The extension to the case where Type 1 DP(s) precede Type 2 DP(s) is straightforward since PLS, EAC and FIC follow the same “Type 1 mapping rule” as the Type 1 DP(s).

A data pipe unit (DPU) is a basic unit for allocating data cells to a DP in a frame.

A DPU is defined as a signaling unit for locating DPs in a frame. A Cell Mapper 7010 may map the cells produced by the TIs for each of the DPs. A Time interleaver 5050 outputs a series of TI-blocks and each TI-block comprises a variable number of XFECBLOCKs which is in turn composed of a set of cells. The number of cells in an XFECBLOCK, Ncells, is dependent on the FECBLOCK size, Nldpc, and the number of transmitted bits per constellation symbol. A DPU is defined as the greatest common divisor of all possible values of the number of cells in a XFECBLOCK, Ncells, supported in a given PHY profile. The length of a DPU in cells is defined as LDPU. Since each PHY profile supports different combinations of FECBLOCK size and a different number of bits per constellation symbol, LDPU is defined on a PHY profile basis.

FIG. 22 illustrates an FEC structure according to an embodiment of the present invention.

FIG. 22 illustrates an FEC structure according to an embodiment of the present invention before bit interleaving. As above mentioned, Data FEC encoder may perform the FEC encoding on the input BBF to generate FECBLOCK procedure using outer coding (BCH), and inner coding (LDPC). The illustrated FEC structure corresponds to the FECBLOCK. Also, the FECBLOCK and the FEC structure have same value corresponding to a length of LDPC codeword.

The BCH encoding is applied to each BBF (Kbch bits), and then LDPC encoding is applied to BCH-encoded BBF (Kldpc bits=Nbch bits) as illustrated in FIG. 22.

The value of Nldpc is either 64800 bits (long FECBLOCK) or 16200 bits (short FECBLOCK).

The below table 28 and table 29 show FEC encoding parameters for a long FECBLOCK and a short FECBLOCK, respectively.

TABLE 28 BCH LDPC error correction Rate N_(ldpc) K_(ldpc) K_(bch) capability N_(bch)-K_(bch)  5/15 64800 21600 21408 12 192  6/15 25920 25728  7/15 30240 30048  8/15 34560 34368  9/15 38880 38688 10/15 43200 43008 11/15 47520 47328 12/15 51840 51648 13/15 56160 55968

TABLE 29 BCH LDPC error correction Rate N_(ldpc) K_(ldpc) K_(bch) capability N_(bch)-K_(bch)  5/15 16200  5400  5232 12 168  6/15  6480  6312  7/15  7560  7392  8/15  8640  8472  9/15  9720  9552 10/15 10800 10632 11/15 11880 11712 12/15 12960 12792 13/15 14040 13872

The details of operations of the BCH encoding and LDPC encoding are as follows:

A 12-error correcting BCH code is used for outer encoding of the BBF. The BCH generator polynomial for short FECBLOCK and long FECBLOCK are obtained by multiplying together all polynomials.

LDPC code is used to encode the output of the outer BCH encoding. To generate a completed Bldpc (FECBLOCK), Pldpc (parity bits) is encoded systematically from each Ildpc (BCH-encoded BBF), and appended to Ildpc. The completed Bldpc (FECBLOCK) are expressed as follow expression.

B _(ldpc) =[I _(ldpc) P _(ldpc) ]=[i ₀ ,i ₁ , . . . ,i _(K) _(ldpc) ⁻¹ ,p ₀ ,p ₁ , . . . ,p _(N) _(ldpc) _(−K) _(ldpc) ⁻¹]  [expression 3]

The parameters for long FECBLOCK and short FECBLOCK are given in the above table 28 and 29, respectively.

The detailed procedure to calculate Nldpc−Kldpc parity bits for long FECBLOCK, is as follows:

1) Initialize the parity bits,

p ₀ =p ₁ =p ₂ = . . . =p _(N) _(ldpc) _(−K) _(ldpc) ⁻¹=0  [expression 4]

2) Accumulate the first information bit—i0, at parity bit addresses specified in the first row of an address of a parity check matrix. The details of addresses of parity check matrix will be described later. For example, for rate 13/15:

p ₉₈₃ =p ₉₈₃ ⊕i ₀ p ₂₈₁₅ =p ₂₈₁₅ ⊕i ₀

p ₄₈₃₇ =p ₄₈₃₇ ⊕i ₀ p ₄₉₈₉ =p ₄₉₈₉ ⊕i ₀

p ₆₁₃₈ =p ₆₁₃₈ ⊕i ₀ p ₆₄₅₈ =p ₆₄₅₈ ⊕i ₀

p ₆₉₂₁ =p ₆₉₂₁ ⊕i ₀ p ₆₉₇₄ =p ₆₉₇₄ ⊕i ₀

p ₇₅₇₂ =p ₇₅₇₂ ⊕i ₀ p ₈₂₆₀ =p ₈₂₆₀ ⊕i ₀

p ₈₄₉₆ =p ₈₄₉₆ ⊕i ₀  [expression 5]

3) For the next 359 information bits, is, s=1, 2, . . . , 359 accumulate is at parity bit addresses using following expression.

{x+(s mod 360)×Q _(ldpc)} mod(N _(ldpc) −K _(ldpc)  [expression 6]

where x denotes the address of the parity bit accumulator corresponding to the first bit i0, and Qldpc is a code rate dependent constant specified in the addresses of parity check matrix. Continuing with the example, Qldpc=24 for rate 13/15, so for information bit i1, the following operations are performed:

p ₁₀₀₇ =p ₁₀₀₇ ⊕i ₁ p ₂₈₃₉ =p ₂₈₃₉ ⊕i ₁

p ₄₈₆₁ =p ₄₈₆₁ ⊕i ₁ p ₅₀₁₃ =p ₅₀₁₃ ⊕i ₁

p ₆₁₆₂ =p ₆₁₆₂ ⊕i ₁ p ₆₄₈₂ =p ₆₄₈₂ ⊕i ₁

p ₆₉₄₅ =p ₆₉₄₅ ⊕i ₁ p ₆₉₉₈ =p ₆₉₉₈ ⊕i ₁

p ₇₅₉₆ =p ₇₅₉₆ ⊕i ₁ p ₈₂₈₄ =p ₈₂₈₄ ⊕i ₁

p ₈₅₂₀ =p ₈₅₂₀ ⊕i ₁  [expression 7]

4) For the 361st information bit i360, the addresses of the parity bit accumulators are given in the second row of the addresses of parity check matrix. In a similar manner the addresses of the parity bit accumulators for the following 359 information bits is, s=361, 362, . . . , 719 are obtained using the expression 6, where x denotes the address of the parity bit accumulator corresponding to the information bit i360, i.e., the entries in the second row of the addresses of parity check matrix.

5) In a similar manner, for every group of 360 new information bits, a new row from addresses of parity check matrixes used to find the addresses of the parity bit accumulators.

After all of the information bits are exhausted, the final parity bits are obtained as follows:

6) Sequentially perform the following operations starting with i=1

p _(i) =p _(i) ⊕p _(i-1) , i=1,2, . . . ,N _(ldpc) −K _(ldpc)−1  [Math FIG. 8]

where final content of pi, i=0, 1, . . . Nldpc−Kldpc−1 is equal to the parity bit pi.

TABLE 30 Code Rate Q_(ldpc)  5/15 120  6/15 108  7/15 96  8/15 84  9/15 72 10/15 60 11/15 48 12/15 36 13/15 24

This LDPC encoding procedure for a short FECBLOCK is in accordance with t LDPC encoding procedure for the long FECBLOCK, except replacing the table 30 with table 31, and replacing the addresses of parity check matrix for the long FECBLOCK with the addresses of parity check matrix for the short FECBLOCK.

TABLE 31 Code Rate Q_(ldpc)  5/15 30  6/15 27  7/15 24  8/15 21  9/15 18 10/15 15 11/15 12 12/15 9 13/15 6

FIG. 23 illustrates a bit interleaving according to an embodiment of the present invention.

The outputs of the LDPC encoder are bit-interleaved, which consists of parity interleaving followed by Quasi-Cyclic Block (QCB) interleaving and inner-group interleaving.

shows Quasi-Cyclic Block (QCB) interleaving and (b) shows inner-group interleaving.

The FECBLOCK may be parity interleaved. At the output of the parity interleaving, the LDPC codeword consists of 180 adjacent QC blocks in a long FECBLOCK and 45 adjacent QC blocks in a short FECBLOCK. Each QC block in either a long or short FECBLOCK consists of 360 bits. The parity interleaved LDPC codeword is interleaved by QCB interleaving. The unit of QCB interleaving is a QC block. The QC blocks at the output of parity interleaving are permutated by QCB interleaving as illustrated in FIG. 23, where Ncells=64800/η mod or 16200/η mod according to the FECBLOCK length. The QCB interleaving pattern is unique to each combination of modulation type and LDPC code rate.

After QCB interleaving, inner-group interleaving is performed according to modulation type and order (η mod) which is defined in the below table 32. The number of QC blocks for one inner-group, NQCB_IG, is also defined.

TABLE 32 Modulation type η_(mod) N_(QCB)_IG QAM-16 4 2 NUC-16 4 4 NUQ-64  6 3 NUC-64  6 6 NUQ-256 8 4 NUC-256 8 8 NUQ-1024 10 5 NUC-1024 10 10

The inner-group interleaving process is performed with NQCB_IG QC blocks of the QCB interleaving output. Inner-group interleaving has a process of writing and reading the bits of the inner-group using 360 columns and NQCB_IG rows. In the write operation, the bits from the QCB interleaving output are written row-wise. The read operation is performed column-wise to read out m bits from each row, where m is equal to 1 for NUC and 2 for NUQ.

FIG. 24 illustrates a cell-word demultiplexing according to an embodiment of the present invention.

FIG. 24 shows a cell-word demultiplexing for 8 and 12 bpcu MIMO and (b) shows a cell-word demultiplexing for 10 bpcu MIMO.

Each cell word (c0,1, c1,1, . . . , cη mod−1,1) of the bit interleaving output is demultiplexed into (d1,0,m, d1,1,m . . . , d1,η mod−1,m) and (d2,0,m, d2,1,m . . . , d2,η mod−1,m) as shown in FIG. 24(a), which describes the cell-word demultiplexing process for one XFECBLOCK.

For the 10 bpcu MIMO case using different types of NUQ for MIMO encoding, the Bit Interleaver for NUQ-1024 is re-used. Each cell word (c0,1, c1,1, . . . , c9,1) of the Bit Interleaver output is demultiplexed into (d1,0,m, d1,1,m . . . , d1,3,m) and (d2,0,m, d2,1,m . . . , d2,5,m), as shown in FIG. 24(b).

FIG. 25 illustrates a time interleaving according to an embodiment of the present invention.

FIG. 25(c) shows examples of TI mode.

The time interleaver operates at the DP level. The parameters of time interleaving (TI) may be set differently for each DP.

The following parameters, which appear in part of the PLS2-STAT data, configure the TI:

DP_TI_TYPE (allowed values: 0 or 1): Represents the TI mode; ‘0’ indicates the mode with multiple TI blocks (more than one TI block) per TI group. In this case, one TI group is directly mapped to one frame (no inter-frame interleaving). ‘1’ indicates the mode with only one TI block per TI group. In this case, the TI block may be spread over more than one frame (inter-frame interleaving).

DP_TI_LENGTH: If DP_TI_TYPE=‘0’, this parameter is the number of TI blocks NTI per TI group. For DP_TI_TYPE=‘1’, this parameter is the number of frames PI spread from one TI group.

DP_NUM_BLOCK_MAX (allowed values: 0 to 1023): Represents the maximum number of XFECBLOCKs per TI group.

DP_FRAME_INTERVAL (allowed values: 1, 2, 4, 8): Represents the number of the frames HUMP between two successive frames carrying the same DP of a given PHY profile.

DP_TI_BYPASS (allowed values: 0 or 1): If time interleaving is not used for a DP, this parameter is set to ‘1’. It is set to ‘0’ if time interleaving is used.

Additionally, the parameter DP_NUM_BLOCK from the PLS2-DYN data is used to represent the number of XFECBLOCKs carried by one TI group of the DP.

When time interleaving is not used for a DP, the following TI group, time interleaving operation, and TI mode are not considered. However, the Delay Compensation block for the dynamic configuration information from the scheduler will still be required. In each DP, the XFECBLOCKs received from the SSD/MIMO encoding are grouped into TI groups. That is, each TI group is a set of an integer number of XFECBLOCKs and will contain a dynamically variable number of XFECBLOCKs. The number of XFECBLOCKs in the TI group of index n is denoted by NxBLOCK_Group(n) and is signaled as DP_NUM_BLOCK in the PLS2-DYN data. Note that NxBLOCK Group(n) may vary from the minimum value of 0 to the maximum value NxBLOCK_Group_MAX (corresponding to DP_NUM_BLOCK_MAX) of which the largest value is 1023.

Each TI group is either mapped directly onto one frame or spread over PI frames. Each TI group is also divided into more than one TI blocks(NTI), where each TI block corresponds to one usage of time interleaver memory. The TI blocks within the TI group may contain slightly different numbers of XFECBLOCKs. If the TI group is divided into multiple TI blocks, it is directly mapped to only one frame. There are three options for time interleaving (except the extra option of skipping the time interleaving) as shown in the below table 33.

TABLE 33 Modes Descriptions Option-1 Each TI group contains one TI block and is mapped directly to one frame as shown in FIG. 25(a). This option is signaled in the PLS2-STAT by DP_TI_TYPE = ‘0’ and DP_TI_LENGTH = ‘1’(N_(TI) = 1). Option-2 Each TI group contains one TI block and is mapped to more than one frame. FIG. 25(b) shows an example, where one TI group is mapped to two frames, i.e., DP_TI_LENGTH = ‘2’ (P_(I) = 2) and DP_FRAME_INTERVAL (I_(JUMP) = 2). This provides greater time diversity for low data-rate services. This option is signaled in the PLS2-STAT by DP_TI_TYPE = ‘1’. Option-3 Each TI group is divided into multiple TI blocks and is mapped directly to one frame as shown in FIG. 25(c). Each TI block may use full TI memory, so as to provide the maximum bit-rate for a DP. This option is signaled in the PLS2-STAT signaling by DP_TI_TYPE = ‘0’ and DP_TI_LENGTH = N_(TI), while P_(I) = 1.

In each DP, the TI memory stores the input XFECBLOCKs (output XFECBLOCKs from the SSD/MIMO encoding block). Assume that input XFECBLOCKs are defined as

(d_(n, s, 0, 0), d_(n, s, 0, 1), …  , d_(n, s, 0, N_(cells) − 1), d_(n, s, 1, 0), …  , d_(n, s, 1, N_(cells) − 1), …  , d_(n, s, N_(xBLOCK _ TI)(n, s) − 1, 0), …  , d_(n, s, N_(xBLOCK _ TI)(n, s) − 1, N_(cells) − 1)),

where d_(n,s,r,q) is the qth cell of the rth XFECBLOCK in the sth TI block of the nth TI group and represents the outputs of SSD and MIMO encodings as follows

$d_{n,s,r,q} = \left\{ {\begin{matrix} {f_{n,s,r,q},} & {{the}\mspace{14mu} {output}\mspace{14mu} {of}\mspace{14mu} {SSD}\mspace{14mu} \ldots \mspace{14mu} {encoding}} \\ {g_{n,s,r,q},} & {{the}\mspace{14mu} {output}\mspace{14mu} {of}\mspace{14mu} {MIMO}\mspace{14mu} {encoding}} \end{matrix}.} \right.$

In addition, assume that output XFECBLOCKs from the time interleaver 5050 are defined as

$d_{n,s,r,q} = \left\{ {\begin{matrix} {f_{n,s,r,q},} & {{the}\mspace{14mu} {output}\mspace{14mu} {of}\mspace{14mu} {SDD}\mspace{14mu} \ldots \mspace{14mu} {encoding}} \\ {g_{n,s,r,q},} & {{the}\mspace{14mu} {output}\mspace{14mu} {of}\mspace{14mu} {MIMO}\mspace{14mu} {encoding}} \end{matrix}.} \right.$

where h_(n,s,j) is the ith output cell (for i=0, . . . , N_(xBLOCK) _(_) _(TI))(n,s)×N_(cells)−1) in the sth TI block of the nth TI group.

Typically, the time interleaver will also act as a buffer for DP data prior to the process of frame building. This is achieved by means of two memory banks for each DP. The first TI-block is written to the first bank. The second TI-block is written to the second bank while the first bank is being read from and so on.

The TI is a twisted row-column block interleaver. For the sth TI block of the nth TI group, the number of rows N_(r) of a TI memory is equal to the number of cells N_(cells), i.e., N_(r)=N_(cells) while the number of columns N_(c) is equal to the number N_(xBLOCK) _(_) _(TI)(n,s).

FIG. 26 illustrates the basic operation of a twisted row-column block interleaver according to an embodiment of the present invention.

FIG. 26(a) shows a writing operation in the time interleaver and FIG. 26(b) shows a reading operation in the time interleaver. The first XFECBLOCK is written column-wise into the first column of the TI memory, and the second XFECBLOCK is written into the next column, and so on as shown in FIG. 26(a). Then, in the interleaving array, cells are read out diagonal-wise. During diagonal-wise reading from the first row (rightwards along the row beginning with the left-most column) to the last row, N_(r) cells are read out as shown in FIG. 26(b). In detail, assuming z_(n,s,i) (i−0, . . . N_(r)N_(c)) as the TI memory cell position to be read sequentially, the reading process in such an interleaving array is performed by calculating the row index R_(n,s,i), the column index C_(n,s,i), and the associated twisting parameter T_(n,s,i) as follows expression.

$\begin{matrix} {{{GENERATE}\mspace{11mu} \left( {R_{n,s,i},C_{n,s,i}} \right)} =} \\ \{ \\ {{R_{n,s,i} = {{mod}\left( {i,N_{r}} \right)}},} \\ {{T_{n,s,i} = {{mod}\left( {{S_{shift} \times R_{n,s,i}},N_{c}} \right)}},} \\ {C_{n,s,i} = {{mod}\left( {{T_{n,s,i} + \left\lfloor \frac{i}{N_{r}} \right\rfloor},N_{c}} \right)}} \\ \} \end{matrix}\quad$ [expression 9]

where S_(shift) is a common shift value for the diagonal-wise reading process regardless of N_(xBLOCK TI)(n,s), and it is determined by N_(xBLocK) _(_) _(TI) _(_) _(MAX) given in the PLS2-STAT as follows expression.

$\begin{matrix} {\mspace{20mu} {{for}\left\{ {\begin{matrix} \begin{matrix} {N_{{xBLOCK}\; \_ \; {TI}\; \_ \; {MA}\; X}^{\prime} =} \\ {{N_{{xBLOCK}\; \_ \; {TI}\; \_ \; {MA}\; X} + 1},} \end{matrix} & {{{if}\mspace{14mu} N_{{xBLOCK}\; \_ \; {TI}\; \_ \; {MA}\; X}{mod}\; 2} = 0} \\ \begin{matrix} {N_{{xBLOCK}\; \_ \; {TI}\; \_ \; {MA}\; X}^{\prime} =} \\ {N_{{xBLOCK}\; \_ \; {TI}\; \_ \; {MA}\; X},} \end{matrix} & {{{if}\mspace{14mu} N_{{xBLOCK}\; \_ \; {TI}\; \_ \; {MA}\; X}{mod}\; 2} = 0} \end{matrix},\mspace{20mu} {S_{shift} = \frac{N_{{xBLOCK}\; \_ \; {TI}\; \_ \; M\; {AX}}^{\prime} - 1}{2}}} \right.}} & \left\lbrack {{expression}\mspace{14mu} 10} \right\rbrack \end{matrix}$

As a result, the cell positions to be read are calculated by a coordinate as z_(n,s,i)=N_(r)C_(n,s,i)+R_(n,s,i).

FIG. 27 illustrates an operation of a twisted row-column block interleaver according to another embodiment of the present invention.

More specifically, FIG. 27 illustrates the interleaving array in the TI memory for each TI group, including virtual XFECBLOCKs when N_(xBLOCK) _(_) _(TI)(0,0)=3, N_(xBLOCK) _(_) _(TI)(1,0)=6, N_(xBLocK) _(_) _(TI)(2,0)=5.

The variable number N_(xBLOCK) _(_) _(TI)(n,s)=N_(r) will be less than or equal to N′_(xBLOCK) _(_) _(TI) _(_) _(MAX). Thus, in order to achieve a single-memory deinterleaving at the receiver side, regardless of N_(xBLOCK) _(_) _(TI)(n,s), the interleaving array for use in a twisted row-column block interleaver is set to the size of N_(r)×N_(c)=N_(cells)×N′_(xBLOCK) _(_) _(TI) _(_) _(MAX) by inserting the virtual XFECBLOCKs into the TI memory and the reading process is accomplished as follow expression.

[expression11] p = 0; for i = 0; i < N_(cells)N′_(xBLOCK) _(—) _(TI) _(—) _(MAX); i = i + 1 {GENERATE (R_(n,s,i), C_(n,s,i)); V_(i) = N_(r)C_(n,s,j) + R_(n,s,j) if V_(i) < N_(cells)N_(xBLOCK) _(—) _(TI)(n,s) { Z_(n,s,p) = V_(i); p = p + 1; } }

The number of TI groups is set to 3. The option of time interleaver is signaled in the PLS2-STAT data by DP_TI_TYPE=‘0’, DP_FRAME_INTERVAL=‘1’, and DP_TI_LENGTH=‘1’, i.e., NTI=1, IJUMP=1, and PI=1. The number of XFECBLOCKs, each of which has Ncells=30 cells, per TI group is signaled in the PLS2-DYN data by NxBLOCK_TI(0,0)=3, NxBLOCK_TI(1,0)=6, and NxBLOCK_TI(2,0)=5, respectively. The maximum number of XFECBLOCK is signaled in the PLS2-STAT data by NxBLOCK_Group_MAX, which leads to └N_(xBLOCK) _(_) _(Group) _(_) _(MAX)/N_(TI)┘=N_(xBLOCK) _(_) _(TI) _(_) _(MAX)=6.

FIG. 28 illustrates a diagonal-wise reading pattern of a twisted row-column block interleaver according to an embodiment of the present invention.

More specifically FIG. 28 shows a diagonal-wise reading pattern from each interleaving array with parameters of N′_(xBLOCK) _(_) _(TI) _(_) _(MAX)=7 and Sshift=(7−1)/2=3. Note that in the reading process shown as pseudocode above, if V_(i)≧N_(cells)N_(xBLOCK) _(_) _(TI)(n,s), the value of Vi is skipped and the next calculated value of Vi is used.

FIG. 29 illustrates interleaved XFECBLOCKs from each interleaving array according to an embodiment of the present invention.

FIG. 29 illustrates the interleaved XFECBLOCKs from each interleaving array with parameters of N′_(xBLOCK) _(_) _(TI) _(_) _(MAX)=7 and Sshift=3.

The bit interleaver 5020 according to an embodiment of the present invention will hereinafter be described.

The bit interleaver 5020 according to the embodiment of the present invention may be located between the FEC encoder 5010 and the constellation mapper 5030, and may connect bits (being LDPC-encoded and output) to bit positions having different reliabilities of the constellation mapper 5030 in consideration of LDPC decoding of the receiver.

The bit interleaver 5020 according to the embodiment of the present invention may interleave input bits using parity interleaving, QCB interleaving, and inner group interleaving, as shown in FIG. 23.

As described above, the bit interleaver 5020 according to the present invention may be optimized for the LDPC code and modulation scheme. Therefore, the present invention proposes bit interleaving for combining the case in which an LDPC codeword length is 64K or 16K with any one of modulation schemes (QPSK, NUC-16, NUC-64, NUC-256, NUC1K), and also proposes parameters for bit interleaving.

FIG. 30 is a block diagram illustrating a bit interleaver according to an embodiment of the present invention.

The bit interleaver shown in FIG. 30 may be one example of the above-mentioned bit interleaver 5020. The bit interleaver according to the embodiment of the present invention may include a parity interleaving block 30000, a QCB interleaving block 30100, and a block interleaving block 30200. The QCB interleaving block 30100 according to the embodiment of the present invention may also be referred to as a group-wise block. This definition may be changed according to intention of the designer.

A detailed description of the above-mentioned blocks will be given below.

The parity interleaving block 30000 may perform interleaving such that some bits (parity bits of the FEC block) corresponding to a parity part from among the DPC encoded bits can form a QC (Quasi cyclic)-shaped block or group. That is, the parity interleaving block 30000 performs parity interleaving, interleaves parity bits into QC format, constructs QC blocks by combining bits corresponding to the LDPC QC size, and outputs the resultant QC blocks. The output scheme of the parity interleaving block 30000 is shown in FIG. 23.

The QCB interleaving block 30100 may perform QCB interleaving as shown in FIG. 23. That is, as shown in FIG. 23, if several QC blocks generated from the parity interleaving block 30000 are input, the QCB interleaving block 30100 may interleave the QC blocks according to the interleaving pattern or the interleaving sequence. The bit interleaving pattern or the bit interleaving sequence according to the embodiment of the present invention may be referred to as a permutation order or a permutation sequence. In addition, the term ‘QC block’ according to the embodiment of the present invention may be referred to as a group. However, this definition may be changed according to intention of the designer. The permutation order according to the embodiment of the present invention may be uniquely determined according to a combination of each LDPC code rate and each modulation type. In addition, even when the bit interleaver according to the embodiment of the present invention performs various block interleaving schemes, the present invention can output the same bit sequence according to permutation order, irrespective of the block interleaving scheme.

In accordance with the present invention, the LDPC block having the length of 64800 may be composed of 180(=64800/360) QC blocks, and the LDPC block having the length of 16200 may be composed of 45 QC blocks. This definition may be changed according to intention of the designer.

The block interleaving block 30200 may receive bits that are output according to the above-mentioned permutation order, and may then perform block interleaving. The block interleaving according to the embodiment of the present invention may include the write operation and the read operation.

FIG. 31 is a block diagram illustrating the relationship between the QCB interleaving and the block interleaving according to an embodiment of the present invention.

As shown in FIG. 31, the QCB interleaver may perform interleaving by applying the permutation order to each input QC block. Thereafter, the block interleaver may receive interleaved bits, and may then perform block interleaving.

FIG. 32 is a table illustrating block interleaving parameters according to an embodiment of the present invention.

The table shown in FIG. 32 may indicate a modulation order according to modulation types. The modulation order may indicate the number of bits constructing one symbol according to modulation type. As shown in FIG. 31, the block interleaver according to an embodiment may perform block interleaving using the modulation order, and a detailed description thereof will hereinafter be given.

FIG. 33 is a conceptual diagram illustrating the write operation of the block interleaving according to an embodiment of the present invention.

Referring to FIG. 33, the block interleaver according to the embodiment may receive output bits (z0, z1 . . . ) after completion of QCB interleaving, and may write the corresponding bits in a row direction of the block interleaver according to the input order of the bits. In this case, the block interleaver according to the embodiment of the present invention may include a block having the size of

$\left( {{modulation}\mspace{14mu} {order} \times 360 \times \left\lfloor \frac{N_{QCB}}{\eta_{mod}} \right\rfloor \mspace{14mu} {bits}} \right)$

and a block having the size of

$\left( {1 \times 360 \times \left( {N_{QCB} - {\eta_{mod} \times \left\lfloor \frac{N_{QCB}}{\eta_{mod}} \right\rfloor}} \right)\mspace{14mu} {bits}} \right).$

In the present invention, N_(QCB) is the number of QC blocks.

First, the block interleaver according to the embodiment of the present invention may sequentially write input bits in rows corresponding to the modulation order size. If bits are written in all rows corresponding to the modulation order size, the block interleaver according to the embodiment of the present invention may write the remaining bits in the last row. As shown in a lower part of FIG. 33, the number of the remaining bits may be denoted by

$360 \times {\left( {N_{QCB} - {\eta_{mod} \times \left\lfloor \frac{N_{QCB}}{\eta_{mod}} \right\rfloor}} \right).}$

FIG. 34 is a conceptual diagram illustrating the read operation of the block interleaving according to an embodiment of the present invention.

The block interleaver according to the embodiment of the present invention may write the input bits in a row direction as described above, and may then read the written bits in a column direction.

That is, the block interleaver according to an embodiment may sequentially read bits in a column direction from the start position of a first written bit. Therefore, bit sequences to be mapped to one symbol may be sequentially output whenever the bits are read once in the column direction. After bits written in the columns corresponding to the bit size of

$360 \times \left\lfloor \frac{N_{QCB}}{\eta_{mod}} \right\rfloor$

have been read, the block interleaver according to the embodiment of the present invention may read/output the remaining bits in the row direction during the write operation.

FIG. 35 is a block diagram illustrating the bit deinterleaver according to an embodiment of the present invention.

The bit interleaver according to the embodiment of the present invention may perform reverse procedures of the above-mentioned bit interleaver.

The symbols having been processed by the channel may be reordered in order of symbols acquired prior to interleaving, through the cell/time deinterleaver block. Thereafter, the demodulator may calculate LLR (log likelihood ratio) values of respective bits constructing the symbols.

Thereafter, the bit interleaver according to the embodiment of the present invention may perform deinterleaving in a manner that input LLR values can be reconstructed in order of original bits acquired prior to interleaving. In this case, the bit interleaver may perform block deinterleaving and QCB deinterleaving as reverse procedures of the above-mentioned bit interleaver. However, the parity deinterleaving corresponding to a reverse procedure of the parity interleaving may be omitted when the receiver performs decoding on the basis of LDPC bits changed in a QC format. In addition, block interleaving and QCB deinterleaving may correspond to reverse procedures of the read and write operations of the bit interleaving shown in FIGS. 30 to 34.

The above-mentioned blocks may be deleted according to intention of the designer, or may be replaced with other blocks having the same or similar functions.

FIG. 36 is a block diagram illustrating the bit interleaver according to another embodiment of the present invention.

In more detail, the embodiment of FIG. 36 illustrates that, when the permutation order of the QC block interleaving is stored in the ROM of the receiver, the LDPC memory and the bit interleaving memory are shared by the ROM. In this case, an additional memory for the bit interleaver need not be used.

The upper part of FIG. 36 shows the receiver operation including the bit interleaving described in FIG. 35. The lower part of FIG. 36 shows the process for storing the interleaving permutation order in the LDPC memory when the LDPC decoder and the memory are shared.

In more detail, the receiver according to the embodiment of the present invention may store the LLR value received through the demodulator in the register so that the LLR value can be used as ‘a-priori LLR’ of the LDPC decoding. In this case, the number of necessary registers may be determined according to the permutation order and the modulation type. In more detail, in the case of NUC-256 constellation, 8 QC blocks are collected to compose the NUC-256 symbol, such that registers corresponding to (360 bits×8) are needed. Thereafter, the receiver may recognize which QC block of the LDPC corresponds to the corresponding bits through the permutation order stored in the ROM. After that, the receiver according to the embodiment of the present invention may use this information and may update the LLR value through CN update. In order to use the updated LLR value as ‘Priori LLR’ of the next iteration, the updated LLR value may be stored again in the APP LLR memory. The controller shown in FIG. 36 may provide overall control to the above-mentioned information storage process. By iteration of the above-mentioned process, the LDPC decoding may be carried out, and the bit deinterleaving may be carried out using only the LDPC memory.

The above-mentioned blocks may be deleted according to intention of the designer, or may be replaced with other blocks having the same or similar functions.

The bit interleaver according to another embodiment of the present invention will hereinafter be described.

FIG. 37 is a conceptual diagram illustrating the block interleaver according to an embodiment of the present invention.

Referring to FIG. 37(a), bits of the QC blocks generated after completion of QCB interleaving are written in a column direction of the block interleaver. If one column is filled with bits, bits are written in the next column. Thereafter, the block interleaver may read bits in a row direction.

Referring to FIG. 37(b), after bits of the QC block are written in the row direction of the block interleaver and 360 bits corresponding to the QC block are then written, bits of the next QC block are re-written in the next row in the row direction. Thereafter, the block interleaver may read bits in the column direction. The bits read and output by the block interleaver in the column direction may be referred to as a single group.

FIG. 38 is a conceptual diagram illustrating the write operation of the block interleaver according to another embodiment of the present invention.

FIG. 38 is a conceptual diagram illustrating another example of the write operation of the block interleavers shown in FIGS. 33 and 38.

The block interleaver according to the embodiment may receive the output bits (z0, z1 . . . ) after completion of the QCB interleaving, and may write the corresponding bits in the column direction of the block interleaver according to the input order of the corresponding bits. In this case, the block interleaver according to the embodiment may include a block having the size of

$\left( {360 \times \left\lfloor \frac{N_{QCB}}{\eta_{mod}} \right\rfloor {bits} \times {modulation}\mspace{14mu} {order}} \right)$

and a block having the size of

$\left( {1 \times 360 \times \left( {N_{QCB} - {\eta_{mod} \times \left\lfloor \frac{N_{QCB}}{\eta_{mod}} \right\rfloor}} \right)\mspace{14mu} {bits}} \right).$

In the present invention, N_(QCB) is the number of QC blocks.

First, the block interleaver according to the embodiment of the present invention may sequentially write input bits in columns corresponding to the modulation order size. If bits are written in all columns corresponding to the modulation order size, the block interleaver according to the embodiment of the present invention may write the remaining bits in the last row.

As shown in a lower part of FIG. 38, the number of the remaining bits may be denoted by

$360 \times {\left( {N_{QCB} - {\eta_{mod} \times \left\lfloor \frac{N_{QCB}}{\eta_{mod}} \right\rfloor}} \right).}$

FIG. 39 is a conceptual diagram illustrating the read operation of the block interleaving according to another embodiment of the present invention.

FIG. 39 is a conceptual diagram illustrating another example of the read operation of the block interleaver shown in FIG. 34. The block interleaver according to the embodiment of the present invention may write the input bits in a column direction as described above, and may then read the written bits in a row direction.

That is, the block interleaver according to an embodiment may sequentially read bits in a row direction from the start position of a first written bit. Therefore, bit sequences to be mapped to one symbol may be sequentially output whenever the bits are read once in the row direction. After bits written in the columns corresponding to the modulation order size have been read, the block interleaver according to the embodiment of the present invention may read/output the remaining bits in the row direction during the write operation.

As described above, although the bit interleaver uses the same permutation order, the bits are output in different ways according to a difference between the read operation and the write operation of the block interleaver.

The permutation order of the QCB block in a manner that the output bit sequences are identical to each other irrespective of a difference between the write operation and the read operation of the block interleaver will hereinafter be described in detail.

FIG. 40 is a conceptual diagram illustrating a permutation order according to an embodiment of the present invention.

The permutation order of FIG. 40 includes 16 QC blocks and the modulation order of 4. In addition, if the remaining QC blocks are not present, the modulation order is zero.

FIG. 40(a) is a conceptual diagram illustrating the permutation order and the block interleaving operation applied to the block interleaver of FIG. 37(b). The numerals of the permutation orders shown in the upper part of the drawing may indicate the numbers of QC blocks. That is, if the permutation order is denoted by {1 0 9 14 7 6 5 13 3 11 2 15 4 12 7 8}, individual QC blocks are sequentially written in a column direction (bits contained in the QC blocks are written in a row direction). In more detail, according to the permutation order, QC block #1 is written in a first column. Then, QC block #0 and QC block #9 . . . may be sequentially written in the column direction.

Thereafter, the block interleaver may read and output the written bits in the row direction. In this case, 4 bits to be mapped to the first symbol may be composed of a first bit of QC block #1, a first bit of QC block #0, a first block of QC block #9, and a first bit of QC block #14.

FIG. 40(b) is a conceptual diagram illustrating the permutation order and the block interleaving operation for use in the block interleaver shown in FIG. 39, such that the permutation order and the block interleaver are configured to output the same bit units as those of FIG. 40(a).

If the permutation order shown in the upper part of the drawing is denoted by {1 7 3 4 0 6 11 12 9 5 2 7 14 13 15 8}, individual QC blocks may be sequentially written in the column direction according to the permutation order. In more detail, according to the permutation order, QC block #1 is written in a first column. Then, QC block #7 and QC block #3 . . . may be sequentially written in the column direction.

Thereafter, the block interleaver may read and output the written bits in the row direction. In this case, 4 bits to be mapped to the first symbol may be composed of a first bit of QC block #1, a first bit of QC block #0, a first block of QC block #9, and a first bit of QC block #14. Therefore, the block interleaver according to an embodiment may output the same bit sequence as in FIG. 40(a), irrespective of a difference between the write operation and the read operation of the block interleaver.

The bit interleaver according to another embodiment of the present invention will hereinafter be described. Specifically, the method for processing the remaining QC blocks when the bit interleaver performs inner group interleaving will hereinafter be described in detail. The inner group interleaver according to the embodiment of the present invention may be carried out by the inner group interleaver contained in the bit interleaver. The inner group interleaver may be referred to as a block interleaver. This definition may be changed according to intention of the designer. In addition, the inner group interleaver may receive bits of the QC blocks generated from the QC block interleaver in the same manner as in the above-mentioned block interleaver, and may perform the write operation and the read operation in the same manner as in the above-mentioned block interleaver.

FIG. 41 is a table illustrating inner group interleaving parameter according to another embodiment of the present invention.

In more detail, the table shown in FIG. 41 may indicate the modulation order according to the modulation type and the number of QC blocks corresponding to one inner group in which the inner group interleaver will be carried out. The bit interleaver according to another embodiment of the present invention may determine the number of QC blocks needed to construct the inner group using symmetrical characteristics of reliability owned by NUQ (Non-uniform QAM) and NUC (Non uniform constellation).

In accordance with the present invention, during the NUQ or QAM mode, 1/2 of the modulation order may be set to the number of QC blocks contained in the inner group. During the NUC mode, the number of QC blocks may be identical to the modulation order. In the case of the NUQ mode, bits corresponding to the I or Q axis have the same bit level capacity, such that only symbol bits corresponding to a half of the modulation order have different bit level capacities.

In other words, in the case of NUC-256, 8 QC blocks are combined according to the table shown in FIG. 41, such that one inner group is formed. If the LDPC codeword length is 64800, a total of 180 (=64800/360) QC blocks may be generated, such that 22 inner groups are generated by dividing 180 QC blocks by 8. In this case, although 176 QC blocks can construct 22 inner groups, the remaining 4 QC blocks may be the remained QC blocks (or the remaining QC blocks) not contained in the inner group.

In the case of the LDPC block having the length of 16200, 45(=16200/360) QC blocks are generated, such that 5 inner groups are generated by dividing the 45 QC blocks by 8. In this case, although 40 QC blocks can construct 5 inner groups, the remaining 5 QC blocks may be the remained QC blocks (or the remaining QC blocks) not contained in the inner group. A method for processing the remaining QC blocks will hereinafter be described in detail.

FIG. 42 is a conceptual diagram illustrating the write operation of the inner group interleaving in the case of NUC-256.

Referring to FIG. 42, bits of a QC block are written in a row direction according to the block interleaver operation shown in FIG. 37(b), 360 bits corresponding to the QC block are written, and bits of the next QC block are written in the next row in the row direction.

The block interleaver according to the embodiment of the present invention may receive the output bits after completion of QCB interleaving, and may write the bits corresponding to each QC block in a row direction of the block interleaver according to the input order of the bits. In this case, the block interleaver according to the embodiment of the present invention may include a plurality of rows, the number of which is identical to the modulation order, and a plurality of columns. In this case, the size of one column is identical to 360 bits corresponding to the QC block size. N_(QCB) may indicate the number of QC blocks. Therefore, as shown in the drawings, the block interleaver according to an embodiment of the present invention may sequentially write input bits in respective rows.

FIG. 43 is a conceptual diagram illustrating the read operation of the block interleaving according to an embodiment of the present invention.

The block interleaver according to the embodiment of the present invention may write the input bits in a row direction as described above, and may then read the written bits in a column direction.

That is, the block interleaver according to an embodiment of the present invention may sequentially read bits in a column direction from the start position of a first written bit. Therefore, bit sequences to be mapped to one symbol may be sequentially output whenever the bits are read once in the column direction.

FIG. 44 is a conceptual diagram illustrating the remaining QC blocks according to an embodiment of the present invention.

As described above, if QC blocks corresponding to each inner group are grouped, the remaining QC blocks not contained in any inner group may exist. The table and blocks shown in FIG. 44 will hereinafter be described.

The table shown in the upper part of the drawing may indicate the number of the remaining QC blocks according to each code rate and modulation. The blocks shown in the lower part of the drawing may indicate the inner groups of the block interleaving and the remaining QC blocks in the case of NUC-256.

In the case of NUC-256, 8 QC blocks are combined according to the table shown in FIG. 41, such that one inner group is formed. If the LDPC code rate length is 16200, a total of 45 (=16200/360) QC blocks may be generated, such that 5 inner groups are generated by dividing 45 QC blocks by 8. In this case, although 176 QC blocks can construct 22 inner groups, the remaining 5 QC blocks may be the remained QC blocks (or the remaining QC blocks). In this case, although bits of the remaining QC blocks may be immediately mapped to the symbols without block-interleaving, it should be noted that the bits of the remaining QC blocks may be block-interleaved and then output as necessary. This definition may be changed according to intention of the designer.

The block interleaving to be applied to the remaining QC blocks will hereinafter be described.

FIG. 45 is a conceptual diagram illustrating the write operation of the remaining QC blocks according to an embodiment of the present invention.

The block interleaver according to the embodiment of the present invention may write bits of the remaining QC blocks in a row direction of the block interleaver according to the input orders. In this case, the block interleaver according to an embodiment of the present invention may include a block having the size of

$\left( {{modulation}\mspace{14mu} {order} \times \times 360 \times \left\lfloor \frac{N_{QCB}}{\eta_{mod}} \right\rfloor \mspace{14mu} {bits}} \right).$

Therefore, if all bits are written in the first row, input bits are then written in the second row. In this way, all bits of the remaining QC blocks can be written.

FIG. 46 is a conceptual diagram illustrating the remaining QC blocks according to an embodiment of the present invention.

Referring to FIG. 46, the block interleaver according to the embodiment of the present invention may read the bits having been written in the row direction, in the column direction.

That is, the block interleaver according to an embodiment of the present invention may sequentially read bits in a column direction from the start position of a first written bit. Therefore, bit sequences to be mapped to one symbol may be sequentially output whenever the bits are read once in the column direction. The above-mentioned operation is identical to the write operation of the block interleaver shown in FIG. 34. In addition, as shown in FIG. 37, if the direction of the write operation of the block interleaver according to the embodiment of the present invention is changed, there may occur a difference in memory capacity (i.e., a difference in the amount of memory usage capacity) of the block interleaving.

FIG. 47 is a difference in memory capacity when the write operation of the block interleaving is carried out in different directions.

In more detail, FIG. 47(a) illustrates memory capacity of the block interleaver operation shown in FIG. 37(a), and FIG. 47(b) illustrates memory capacity of the block interleaver shown in FIG. 37(b).

FIG. 47(a) shows memory capacity (memory usage capacity) generated when the block interleaver writes the QC block bits in the column direction and reads the QC block bits in the row direction. If the block interleaver writes bits within a minimum range extended to a third column, and then writes the bits in the fourth column, the block interleaver may read the bits in the row direction. Therefore, the bits of a minimum of color-processed columns must be stored in the memory.

FIG. 47(b) shows memory capacity (memory usage capacity) generated when the block interleaver writes the QC block bits in the row direction and reads the QC block bits in the column direction. Although a minimum range extended to the second column is fully filled with bits, the block interleaver may read the bits in the column direction. Therefore, the bits of a minimum of color-processed columns must be stored in the memory.

Accordingly, assuming that the modulation order is set to 4 and the LDPC code rate length is 64800, a memory capable of storing “3 (the number of columns)×45 (the number of QC blocks)×360 bits” is needed for the exemplary case of FIG. 47(a). In contrast, a memory capable of storing “(modulation order X 360 bits)×2 (the number of columns)” is needed for the other case of FIG. 47(b). The memory size of FIG. 47(b) may correspond to 8/135 (about 6%) of the memory size of FIG. 47(a), such that it can be recognized that the memory efficiency of FIG. 47(b) is higher than that of FIG. 47(a) in terms of memory usage.

FIG. 48 is a conceptual diagram illustrating the bit interleaver memory according to an embodiment of the present invention.

Referring to FIG. 48, the block interleaver of FIG. 47(b) can perform the block interleaving using memories (M1, M2) having the size of “(360× modulation order)×2” using the pipe line structure.

As described above, although a minimum range extended to the second column of the block interleaver is fully filled with bits, the block interleaver may read the bits in the column direction. Therefore, bits of a minimum of color-processed columns must be stored in the memory. As can be seen from the upper part of the drawing, a first column of the block interleaver is defined as the A region, a second column of the block interleaver is defined as the B region, and a third column of the block interleaver is defined as the C region.

The lower part of the drawing illustrates that memories (M1, N2) are used on a time axis when the block interleaving actions of the A region, the B region, and the C region are performed.

The block interleaver according to the embodiment of the present invention may write bits corresponding to the A region in the memory M1, and may read bits stored in the memory M1, such that it can perform block interleaving of the A region. Simultaneously, the block interleaver according to the embodiment of the present invention may store bits corresponding to the B region in the memory M2. Therefore, when the block interleaver according to the embodiment of the present invention loses bits corresponding to the A region stored in the memory M1 (during the block interleaving of the A region), the block interleaver may perform block interleaving without losing the bits corresponding to the B region. The block interleaver according to the embodiment of the present invention may also perform block interleaving of the C region in the same manner as described above.

As described above, although the bit interleaver uses the same permutation order, the output bits may be changed according to a difference between the read operation and the write operation of the block interleaver.

Another permutation order configured to output the same output bit sequences irrespective of a difference between the read operation and the write operation of the block interleaver according to another embodiment of the present invention will hereinafter be described in detail.

FIG. 49 is a conceptual diagram illustrating a permutation order according to another embodiment of the present invention.

The permutation order of FIG. 49 includes 16 QC blocks and the modulation order of 4. In addition, if the remaining QC blocks are not present, the modulation order is zero.

FIG. 49(a) is a conceptual diagram illustrating the permutation order and the block interleaving operation applied to the block interleaver of FIG. 47(a). The numerals of the permutation orders shown in the upper part of the drawing may indicate the numbers of QC blocks. That is, if the permutation order is denoted by {1 7 3 4 0 6 11 12 9 5 2 7 14 13 15 8}, individual QC blocks are sequentially written in a column direction. In more detail, according to the permutation order, QC block #1 is written in a first column. Then, QC block #7 and QC block #3 . . . may be sequentially written in the column direction.

Thereafter, the block interleaver may read and output the written bits in the row direction. In this case, 4 bits to be mapped to the first symbol may be composed of a first bit of QC block #1, a first bit of QC block #0, a first block of QC block #9, and a first bit of QC block #14.

FIG. 49(b) is a conceptual diagram illustrating the permutation order and the block interleaving operation for use in the block interleaver shown in FIG. 47(b), such that the permutation order and the block interleaver are configured to output the same bit units as those of FIG. 47(b).

If the permutation order shown in the upper part of the drawing is denoted by {1 0 9 14 7 6 5 13 3 11 2 15 4 12 7 8}, individual QC blocks may be sequentially written in the column direction (however, bits contained in the QC block are written in the row direction). In more detail, according to the permutation order, QC block #1 is written in a first column. Then, QC block #0 and QC block #9 . . . may be sequentially written in the column direction.

Thereafter, the block interleaver may read and output the written bits in the column direction. In this case, 4 bits to be mapped to the first symbol may be composed of a first bit of QC block #1, a first bit of QC block #0, a first block of QC block #9, and a first bit of QC block #14. Therefore, the block interleaver according to an embodiment of the present invention may output the same bit sequence as in FIG. 49(a), irrespective of a difference between the write operation and the read operation of the block interleaver.

The bit interleaver according to the embodiment of the present invention may use at least one block interleaving embodiment from among the above-mentioned block interleaving embodiments according to the combination of the code rate and the modulation type, and this definition may be changed according to intention of the designer.

FIG. 50 is a flowchart illustrating a method for receiving broadcast signals according to an embodiment of the present invention.

The apparatus for receiving broadcast signals according to an embodiment of the present invention may perform a reverse process of transmitting broadcast signals which is described in FIG. 1 to FIG. 8 and FIG. 10 to FIG. 29.

The apparatus for receiving broadcast signals according to an embodiment of the present invention or a receiver can receive broadcast signals (S50000).

Then the apparatus for receiving broadcast signals according to an embodiment of the present invention or a synchronization & demodulation module in the apparatus for receiving broadcast signals can demodulate the received broadcast signals by an OFDM (Orthogonal Frequency Division Multiplexing) scheme (S50100). Details are as described in FIG. 9.

The apparatus for receiving broadcast signals according to an embodiment of the present invention or the frame parsing module can parse at least one signal frame from the demodulated broadcast signals (S50200). Details are as described in FIG. 9. In this case, the signal frame includes service data corresponding to each of a plurality of physical paths. As described above, a physical path is a logical channel in the physical layer that carries service data or related metadata, which may carry one or multiple service(s) or service component(s) and the title can be changed according to designer's intention. The physical path according to an embodiment of the present invention is equal to the DP which is described above. The detailed process of encoding is as described in FIG. 1 to FIG. 29.

Subsequently, the apparatus for receiving broadcast signals according to an embodiment of the present invention or the demapping & decoding module or the bit deinterleaver can bit deinterleave data in the parsed at least one signal frame (S50300). The bit deinterleaving according an embodiment of the present invention is a reverse process of a bit interleaving in a transmitter and the bit interleaving further includes parity interleaving parity bits of data to spilt into groups, group-wise interleaving the split groups by using a permutation order and block interleaving the interleaved groups. As described above, the bit interleaving according to an embodiment of the present invention is described in FIG. 30 to FIG. 49.

Then, the apparatus for receiving broadcast signals according to an embodiment of the present invention or the demapping & decoding module can decode the bit deinterleaved data (S50400). Details are as described in FIG. 9.

Herein, the bit interleaving pattern table indicating a bit interleaving pattern according to a code word length, modulation type and code rate will be described. As above described, the group-wise interleaving according to an embodiment of the present invention can be performed by using permutation order. The corresponding group-wise interleaving is optimized for each combination of modulation and LDPC code rate.

At least one permutation order corresponds to each code rate according to an embodiment of the present invention. Therefore, in the present invention, a code rate which has at least one permutation order can be expressed as 13/15 (1), 13/15 (2) . . . .

The bit interleaver 5020 according to an embodiment of the present invention can perform group-wise interleaving the parity interleaved LDPC codeword (or parity interleaved LDPC encoded bits or parity interleaved LDPC encoded data). The input and output of the group-wise interleaving can be represented as below expression 12.

Y _(j) =X _(π(j)) 0≦j<N _(group)  [expression 12]

where Y_(j) represents the group-wise interleaved j-th bit group (QC block) and π(j) denotes the permutation order for group-wise interleaving. X represents the input bit group (QC block).

Tables showing the permutation order for each code rate of the code lengths 16200 and 64800 will hereinafter be described.

FIG. 51 shows a table illustrating permutation orders for each code rate and modulation type of the code lengths 16200 according to an embodiment of the present invention.

More details, FIG. 51 shows a table illustrating permutation orders which is applied to bit interleaving described in FIG. 37 to FIG. 40.

The first row (the upper part) of the table shows combination of code rates and each modulation type. As shown in FIG. 51, the table illustrates permutation orders corresponding to each code rate and modulation type QPSK, NUC 16, NUC 64 and NUC256, when the code lengths is 16200.

The output of the LDPC encoding can be divided into 45 QC blocks and each QC block may be represented as a number of 0-44. Therefore, when the LDPC code word length is 16200, 0-359 bits can correspond to 0^(th) QC block and 360-719 bits can correspond to 1^(st) QC block.

The First column and others shows a relationship between the input and output of the group-wise interleaving. More details, the left column (the first column) shows the output order of QC block from group-wise interleaving. The number in column means the number of the group-wise interleaved QC block (j-th bit group, Y_(j)). The columns belonging to a combination of code rates and each modulation type shows the input order of group-wise interleaving. The number in column means the number of input QC block (π(j) th bit group).

FIG. 52 to FIG. 55 show a table illustrating permutation orders for each code rate and modulation type of the code lengths 64800 according to an embodiment of the present invention.

More details, FIG. 52 to FIG. 55 shows a table illustrating permutation orders which is applied to bit interleaving described in FIG. 37 to FIG. 40.

The first row (the upper part) of the table shows combination of code rates and each modulation type. As shown in FIG. 52 to FIG. 55, the table illustrates permutation orders corresponding to each code rate and modulation type NUC 16 and NUC 64, when the code lengths is 64800.

The output of the LDPC encoding can be divided into 180 QC blocks and each QC block may be represented as a number of 0-179. Therefore, when the LDPC code word length is 64800, 0-359 bits can correspond to 0^(th) QC block and 360-719 bits can correspond to 1^(st) QC block.

The First column and others shows a relationship between the input and output of the group-wise interleaving. More details, the left column (the first column) shows the output order of QC block from group-wise interleaving. The number in column means the number of the group-wise interleaved QC block (j-th bit group, Y_(j)). The columns belonging to a combination of code rates and each modulation type shows the input order of group-wise interleaving. The number in column means the number of input QC block (π(j) th bit group).

FIG. 56 to FIG. 59 show a table illustrating permutation orders for each code rate and modulation type of the code lengths 64800 according to an embodiment of the present invention.

More details, FIG. 56 to FIG. 59 shows a table illustrating permutation orders which is applied to bit interleaving described in FIG. 37 to FIG. 40. The details of the table are described above thus description thereof is omitted.

FIG. 60 shows a table illustrating permutation orders for each code rate and modulation type of the code lengths 16200 according to another embodiment of the present invention.

More details, FIG. 60 shows a table illustrating permutation orders which is applied to bit interleaving described in FIG. 41 to FIG. 49.

The first row (the upper part) of the table shows combination of code rates and each modulation type. As shown in FIG. 60, the table illustrates permutation orders corresponding to each code rate and modulation type QPSK and QAM 16, when the code lengths is 16200. The details of the table are described above thus description thereof is omitted.

FIG. 61 shows a table illustrating permutation orders for each code rate and modulation type of the code lengths 16200 according to another embodiment of the present invention.

More details, FIG. 61 shows a table illustrating permutation orders which is applied to bit interleaving described in FIG. 41 to FIG. 49.

The first row (the upper part) of the table shows combination of code rates and each modulation type. As shown in FIG. 61, the table illustrates permutation orders corresponding to each code rate and modulation type QAM 64, when the code lengths is 16200. The details are described above thus description thereof is omitted. The details of the table are described above thus description thereof is omitted.

FIG. 62 shows a table illustrating permutation orders for each code rate and modulation type of the code lengths 16200 according to another embodiment of the present invention.

More details, FIG. 62 shows a table illustrating permutation orders which is applied to bit interleaving described in FIG. 41 to FIG. 49.

The first row (the upper part) of the table shows combination of code rates and each modulation type. As shown in FIG. 62, the table illustrates permutation orders corresponding to each code rate and modulation type QAM 256, when the code lengths is 16200. The details of the table are described above thus description thereof is omitted. The details are described above thus description thereof is omitted.

FIG. 63 to FIG. 69 show a table illustrating permutation orders for each code rate and modulation type of the code lengths 64800 according to another embodiment of the present invention.

More details, FIG. 63 to FIG. 69 shows a table illustrating permutation orders which is applied to bit interleaving described in FIG. 41 to FIG. 49.

The first row (the upper part) of the table shows combination of code rates and each modulation type. As shown in FIG. 63 to FIG. 69, the table illustrates permutation orders corresponding to each code rate and modulation type QPSK, QAM 16, when the code lengths is 64800. The details are described above thus description thereof is omitted. The details of the table are described above thus description thereof is omitted.

FIG. 70 to FIG. 73 show a table illustrating permutation orders for each code rate and modulation type of the code lengths 64800 according to another embodiment of the present invention.

More details, FIG. 70 to FIG. 73 shows a table illustrating permutation orders which is applied to bit interleaving described in FIG. 41 to FIG. 49.

The first row (the upper part) of the table shows combination of code rates and each modulation type. As shown in FIG. 70 to FIG. 73, the table illustrates permutation orders corresponding to each code rate and modulation type QAM 64, QAM 256, QAM 1024, when the code lengths is 64800. The details are described above thus description thereof is omitted.

It will be appreciated by those skilled in the art that various modifications and variations can be made in the present invention without departing from the spirit or scope of the inventions. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

Both apparatus and method inventions are mentioned in this specification and descriptions of both of the apparatus and method inventions may be complementarily applicable to each other.

A module, a unit or a block according to embodiments of the present invention is a processor/hardware executing a sequence of instructions stored in a memory (or storage unit). The steps or the methods in the above described embodiments can be operated in/by hardware/processors. In addition, the method of the present invention may be implemented as a code that may be written on a processor readable recording medium and thus, read by the processors provided in the apparatus according to embodiments of the present invention. 

What is claimed is:
 1. A method for receiving broadcast signals, the method comprising: receiving the broadcast signals; demodulating the received broadcast signals by an Orthogonal Frequency Division Multiplex (OFDM) scheme; parsing a signal frame from the demodulated broadcast signals; bit deinterleaving data in the parsed signal frame, wherein the bit deinterleaving includes: block deinterleaving the data with each set of a number of bit groups, wherein the number of bit groups is based on modulation type, wherein when the modulation type is Quadrature Phase Shift Keying (QPSK), the number of bit groups is 2, wherein when the modulation type is 16 Quadrature Amplitude Modulation (QAM), the number of bit groups is 4, wherein when the modulation type is 64 Quadrature Amplitude Modulation (QAM), the number of bit groups is 6, wherein when the modulation type is 256 QAM, the number of bit groups is 8, wherein when the modulation type is 1024 QAM, the number of bit groups is 10; group-wise deinterleaving the block deinterleaved data; and parity deinterleaving parity bits of data in the group-wise deinterleaved data; and decoding the bit deinterleaved data.
 2. The method of claim 1, wherein the group-wise deinterleaving is performed based on permutation order.
 3. The method of claim 1, wherein the block deinterleaving includes: column-wise writing bits of the data in the parsed signal frame into the each of the number of bit groups; and row-wise reading the written bits.
 4. An apparatus for receiving broadcast signals, the apparatus comprising: a receiver to receive the broadcast signals; a demodulator to demodulate the received broadcast signals by an Orthogonal Frequency Division Multiplex (OFDM) scheme; a frame parser to parse a signal frame from the demodulated broadcast signals; a bit deinterleaver to bit deinterleave data in the parsed signal frame, wherein the bit deinterleaver includes: a block deinterleaver to block deinterleave the data with each set of a number of bit groups, wherein the number of bit groups is based on modulation type, wherein when the modulation type is Quadrature Phase Shift Keying (QPSK), the number of bit groups is 2, wherein when the modulation type is 16 Quadrature Amplitude Modulation (QAM), the number of bit groups is 4, wherein when the modulation type is 64 Quadrature Amplitude Modulation (QAM), the number of bit groups is 6, wherein when the modulation type is 256 QAM, the number of bit groups is 8, wherein when the modulation type is 1024 QAM, the number of bit groups is 10; a group-wise deinterleaver to group deinterleave the block deinterleaved data; and a parity deinterleaver to parity deinterleave parity bits of data in the group-wise deinterleaved data; and a decoder to decode the bit deinterleaved data.
 5. The apparatus of claim 4, wherein the group-wise deinterleaver performs group-wise deinterleaving based on permutation order.
 6. The apparatus of claim 4, wherein the block deinterleaver performs: column-wise writing bits of the data in the parsed signal frame into the each of the number of bit groups; and row-wise reading the written bits. 